



Bundesministerium für Bildung und Forschung





#### Versal @ Giessen: very, very first tests and experiences and possible application for the Belle II PXD (related to anomaly detection)

Jens Sören Lange (Justus-Liebig-Universität Giessen)

WORKSHOP ON FAST REALTIME SYSTEMS AND REALTIME MACHINE LEARNING Justus–Liebig–Universität Giessen 08.04.–11.04.2024

## SLOW PION CLASSIFICATION

#### ROI selection in PXD DAQ



#### **ROI selection in PXD DAQ**

- prepared, tested and will be switched on at higher luminosities, when output of PXD DAQ saturates event builder input (1 GB/s total for all 32 links, 2025–2027, depending on accelerator)
  - disadvantage for highly ionising particles
    - · high dE/dx, stopped in PXD
    - no HLT track generated
    - no ROI generated
    - · related PXD hits are deleted (before reaching tape)
  - Signal example:
    - $\cdot$  slow pions  $p_T{<}200~MeV/c$

## Input for neural networks (NN), 9x9 pixel matrix



u

V



## Slow pions vs. electrons (from QED processes)

#### Sensitivity

Number of events correctly identified by the NN as a signal (TP), divided by all real signal events (TP + FN), also called "effciency" in particle physics

#### Precision

Number of events correctly identified by the NN as a signal (TP), divided by all events identified by the NN as a signal (TP + FP), also called "purity" in particle physics

						Sensititivi (Pion Effi	ty ciency)	Precisi (Pion	on Purity)	
	CNN			Johannes Bilk (master thesis)		82%		81%		
	Support Ve	ctor Machine	S	Timo Schellhaas (bachelor thesis)		83%		69%		
	Decision Trees, RandomForest			Stephanie Käs (master thesis)	82%		80%			
	GNN			Martin Beyer (master student project)		86%		82%		
Class	ТР	FN	<ul><li>TP true positive</li><li>TN true negative</li></ul>		Typ Std. Tree AdaBoos Random	max. Tiefe           e         2           5         10           15         20           st         -           Forest         2	Präzision [%]           82           82           80           78           77           82           77	Sensitivität [%] 80 80 80 84 82 80 80 88	Genauigkeit [%] 81 81 81 81 79 78 81 74	
Actual	FP	TN	<ul><li>FN false negative</li><li>FP false positive</li></ul>		XGBoos	$ \begin{array}{c} 3 \\ 10 \\ 15 \\ 50 \\ 100 \\ t \\ 2 \\ 3 \\ 10 \\ 15 \\ 50 \\ \end{array} $	80 81 82 80 80 80 80 80 80 80 78 70	75 80 80 79 78 33 34 34 34 33 34 34 32 32 32 32 32 32 33 34 34 33 34 34 33 34 34 35 36 36 37 38 38 38 38 38 39 39 30 30 30 30 30 30 30 30 30 30	74 81 81 80 79 81 81 82 81 82 81	
	Predict	ed Class				50 100	79 79	82 82	80 80	

**Predicted Class** 

REALTIME WORKSHOP | Lange | Giessen, 8.-11.04.2024

#### Slow pions (pT<200 MeV/c) vs. other particles

Marvin Peter, master student project, 2020, TensorFlow & Keras, CPU and GPU



# What it has to do with ANOMALY DETECTION?

We also used 9x9 PXD pixel matrices ("images") for a classification task of different data (see next slide).

## Magnetic monopoles vs. beam background



#### K. Dort et al., Eur. Phys. J. C 82 (2022) 7, 587

## FPGA Resources of one PXD DAQ Selector Card

Part: xc5vfx70tff1136-2



Multiport memory controller can only use 2 GB RAM so far, due to limit of resource PPC440 is a "hard" processor (not existing anymore in newer FPGAs) 99% of (conventional) slices are used (!) 12% of DSP slices used (e.g. coordinate transforms), i.e. 88% available (possible solution)

Simon Reiter, Giessen

#### What operations do we need?



## Matrix multiplication on an FPGA



ML403 evaluation board

Xilinx Virtex-4 FX12

16 clock cycles 160 ns @ 100 MHz onboard clock

compare:

874 clock cycles on this HP notebook w/ AMD Ryzen 5 (380 ns @ 2.3 GHz)

#### January 30, 2024: Versal unboxing



Versal Prime 1202 (XCVP1202–2MSEVSVA2785) compared to Virtex–5 FX70T factor ~30 more DSP slices factor ~40 more LUTs



#### **XILINX novel Versal architecture**

- Adaptive Compute Acceleration Platform (ACAP):
- a <u>multicore</u> scalar processing system (PS), a dual-core Arm Cortex-A72 (APU) and a dual-core Arm Cortex-R5F (RPU). RPU is a "realtime" CPU.
- A programmable logic (PL), made up of configurable blocks (as before in e.g. Virtex or Kintex), but there are adaptable <u>engines</u>, e.g.
  - SIMD VLIW AI <u>engine</u> accelerators
     (single instruction multiple data, very large instruction word)
  - DSP engines, 27  $\times$  24 bit multiplier and a 58-bit accumulator, each 32-bit floating point
- Massive data I/O e.g. 600G ethernet

#### Table 8: Versal Premium Series

	VP1102	VP1202	VP1402	VP1502	VP1552	VP1702	VP1802			
System Logic Cells	1,574,720	1,969,240	2,233,280	3,763,480	3,836,840	5,557,720	7,351,960			
CLB Flip-Flops	1,439,744	1,800,448	2,041,856	3,440,896	3,507,968	5,081,344	6,721,792			
LUTs	719,872	900,224	1,020,928	1,720,448	1,753,984	2,540,672	3,360,896			
Distributed RAM (Mb)	22	27	31	53	54	78	103			
Block RAM Blocks	1,405	1,341	1,981	2,541	2,541	3,741	4,941			
Block RAM (Mb)	49	47	70	89	89	132	174			
UltraRAM Blocks	453	677	645	1,301	1,301	1,925	2,549			
UltraRAM (Mb)	127	190	181	366	366	541	717			
DSP Engines	1,904	3,984	2,672	7,440	7,392	10,896	14,352			
APU		Dual-core Arm Cor	tex-A72; 48KB/32	KB L1 Cache w/ pa	arity and ECC; 1ME	L2 Cache w/ ECC				
RPU		Dual-o	Dual-ore Arm Cortex-R5F; 32KB/32KB L1 Cache, and TCM w/ECC							
Memory			256KB On-Chip Memory w/ECC							
Connectivity		Ethernet (	x2); UART (x2); (	CAN-FD (x2); USB	2.0 (x1); SPI (x2);	I2C (x2)				
NoC Master / Slave Ports	30	28	42	52	52	76	100			
DDR Bus Width	192	256	192	256	256	256	256			
DDR Memory Controllers	3	4	3	4	4	4	4			
PCIe w/DMA & CCIX (CPM5)	-	2 x Gen5x8, CCLX	-	2 x Gen5x8, CCLX	2 x Gen5x8, CCLX	2 x Gen5x8, CCIX	2 x Gen5x8, CCLX			
PCIe (PLPCIE5)	2 x Gen5x4	2 x Gen5x4	2 x Gen5x4	2 x Gen5x4	8 x Gen5x4	2 x Gen5x4	2 x Gen5x4			
Multirate Ethernet MAC	6	2	6	4	4	6	8			
600G Ethernet MAC	7	1	11	3	1	5	7			
600G Interlaken	-	-	-	1	-	2	3			
400G HSC Engine	3	1	4	2	2	3	4			
XPIO	486	702	486	702	702	702	648			
HDIO	44	-	44	-	-	-	-			
GTYP Transceivers (32.75Gb/s <sup>(1)</sup> )	8	28 <sup>(3)</sup>	8	28(3)	68(3)	28(3)	28(3)			
GTM Transceivers <sup>(2)</sup> 58Gb/s (112Gb/s <sup>(1)</sup> )	64 (32)	20 (10)	96 (96 <sup>(2)</sup> )	60 (30)	20 (10)	100 (50)	140 (70)			

#### Programming our Versal board, first steps

- Using VITIS 2023.2 (as newest as possible)
- Side remark: we used the different Xilinx tools beforehand
  - planAhead 14.7 (frozen) for Virtex (see my talk on 09.04.)
  - VIVADO for Kintex (new carrier board, see talk of Matthäus Krein on 09.04.)
- Installed also the two update packages, containing a lot of new Versal support
- Our board is AMD XILINX EK-VPK120-G Evaluation Kit
- FPGA is a Versal Premium 1202 (XCVP1202–2MSEVSVA2785)
- Versal has different chip series: Versal AI Core series has an array of signal processing cores that are highly optimized for functions in ML. The array consists of up to 400 AI engines, each comprising a 32-bit scalar RISC processor, fixed and floating point vector units.
- However, Versal premium has no "AI engines".
   It is better described as a hardware accelerator using e.g. "DSP engines"

## Programming our Versal board, first steps

- Our VITIS has Prime 1202 support, however there is no VPK120 platform (which is the first thing you would have to select in a project)
- I decided for now to start development using VCK190 platform (needs to be adapted later) and running the "AI Engine Emulator" (but not the "X86 Simulator")
- VITIS download and installation takes up to  ${\sim}60$  hours
- Installation gets stuck in Ubuntu 22.04, endless loop in "Generating Device List" (no error message) solution:

sudo apt-get install libtinfo5

sudo apt-get install libncurses5

- There are three flavors of VITIS:
  - 1. VITIS "unified" (black GUI, modern style)
  - 2. VITIS "classic" (grey GUI, reminds me of Microsoft Windows GUI)
  - 3. VITIS "console"

- VITIS unified has example projects, but there is no matrix multiplication
- Other examples, e.g. GMIO\_bandwidth example project works out of the box (GMIO connects AI Engines and the logical global memory ports of a hardware platform design)

Д	File Edit Selection View Go Terminal He	elp Vitis Build - GMIO_bandwidth - HARDWARE - soeren_workspace - Vitis Unified IDE 2023.2 —	×
$\cap$	VITIS COMPONENTS	🕽 Welcome × 🔓 🛱 GMIO Bandwidth × 🔂 vitis-comp.json × 🖨 Run - GMIO_bandwidth - AIE SIMULATION × 🗗 🚱 Build - GMIO_bandwidth - HARDWARE ×	e e
	V SOEREN_WORKSPACE	Graph X	
ρ	✓ ◀ GMIO_bandwidth [AI Engine]	Q	0x
್ಲಿ ಗ್	Settings     Includes     Sources     Output	buf0 buf1 gm1 buf0d <sup>sq</sup> buf1d gm2	
ô		win     win     in[0]       Stream     Memory     Stream       mysquare	
Ē		gr	
			<u>~</u>
	✓ FLOW	Kernels I/O Buffers Ports Nets Tiles Interface Channels DMA Channels     Souther Control     Sou	
	Component GMIO bandwidth > 贷	GRAPH ID ALENGINE SOURCE COLUMN ROW SCHEDULE RATIO REPETITION GRAPH LOCATION CONSTRAINT	
	V X86 SIMULATION	Image: Sq     I2     mysquare     mysquare.cc     1     1     0     0.6     1     graph.h:21:10     graph.h:31	
	🕅 Build 🖌	OUTPUT × (TASK: ALE SIMULATOR FOR GMIO_BANDWIDTH ×) PROBLEMS 2 ×	
	> REPORTS		
	P Run	Info: DEVICE FILE: /home/soeren/XILINX/2023.2/Vitis/2023.2/aietools/data/devices/VC1902.json	
		Info: AIE SOLUTION FILE: ./Work/arch/aieshim_solution.aiesol [AIESIM_OPTIONS]: aiesim_options file path aiesimulator_output/aiesim_options.txt	
		[INFO]: Disable Unused Tiles [INFO]: Xpe File: /home/soeren/soeren workspace/GMIO bandwidth/build/hw/./Work/reports/graph.xpe	
	≫ Build <	INFO : INFO: Running AIE MIMODEL Simulation with 1 threads	
	✓ REPORTS	Optimized ISS Wrapper (R+W), r2p24	
	Summary	Running Dispatch Server on port: 44591	
	• Graph	Enabled fast PM writes.	
	Array	[INFO]: Enabled Stream Switch Port Latency	
	Log	Loading elfs of graph gr	
	Mapping Analysis	Initializing graph gr Resetting cores of graph gr	
	DMA Analysis	Configuring DMAs of graph gr Configuring PL-Interface for graph gr	
	Lock Allocation	Set iterations for the core(s) of graph gr	
	Kernel Guidance	Bandwidth 4e+09 B/s	4
	Al Engine Compilation	Waiting for core(s) of graph gr to finish execution core(s) are done executing	
572	⊳ Run	Exiting! Cores are done executing but the simulation will run for some more cycles to allow PLIO to be flushed	
203	遼 Debug		
₩ ♥	⊗ 2 🛆 0 clangd: idle		28 🗖

Д	File Edit Selection View Go Terminal He	elp Vitis Run - GMIO_bandwidth - AIE SIMULATION - soeren_workspace - Vitis Unified IDE 2023.2 — 🗇	×							
$\cap$	VITIS COMPONENTS	🛛 Welcome × 着 GMIO Bandwidth × 🕂 🕂 vitis-comp.json × 🖪 Run - GMIO_bandwidth - ALE SIMULATION × 🖣 Build - GMIO_bandwidth - HARDWARE × 🕂 🛟 launch.json ×	9-9							
	V SOEREN_WORKSPACE	eports may be out of date because files have been modified on disk.								
Q	✓	mmary × Graph × Trace × Performance Metrics × Array × Log ×								
وع	> Settings	୍ମ <mark>ଜଣ୍ମ ⇔</mark> 🖩 ବ୍ ବ୍ 🐯 🛠 🗵 → 🕴 (↓ ▷) ± ± + ୮ (← → ୮ − Γ × 🚍 Compare ସ								
٥ ک	> Includes	0.404 us	1							
Å	> Output	NAME VALUE  0.000000 us  1.000000 us  2.000000 us  3.000000 us  4.000000 us  5.000000 us  6.000000 us  7.000000 us  8.000000 us  9.0								
		vTile(1,1)								
Â		√Core								
_		√Functions								
$\sim$										
_										
	∽ FLOW	Events Kernels I/O Buffers Ports Nets Tiles Interface Channels DMA Channels								
	Component 📢 GMIO_bandwidth 🗸 🤀	TIME (PS) EVENT TILE BANK KERNEL PORT BUFFER NET DATA TYPE PC								
	Graph									
	Arrow	UIPOI × (IASK: Ale SIMULATOR FOR GMIO_BANDWIDTH ×) PROBLEMS 27 ×								
	Array	Loading elfs of graph gr								
	Log	MSG : -1 : me[::tl.aie_logical.aie_xtlm.math_engine.array.tile_1_2.cm.proc.iss] : Stack range [163872164895] has been loaded from elf executable for stack memory								
		MG : -1 : me[::tl.aie_logical.aie_xtlm.math_engine.array.tile_1_2.cm.proc.iss] : Stack pointer SP for memory DM_stack has been initialised from elf executable to								
	DMA Analysis	163872 : loadprogram (elf) Resetting cores of graph gr								
	Lock Allocation	Configuring DMAs of graph gr								
	Kernel Guidance	Set iterations for the core(s) of graph gr								
	AI Engine Compilation	Enabling core(s) of graph gr Bandwidth 4e+09 B/s								
	⊳ Run	Waiting for core(s) of graph gr to finish execution								
	磁 Debug	Exiting!								
	✓ REPORTS	Cores are done executing but the simulation will run for some more cycles to allow PLIO to be flushed generate profile data for all cores								
	Summary	WARNING : WRN (-2) : me[::tl.aie_logical.aie_xtlm.math_engine.array.tile_1_2.cm.proc.iss] : Execution tracing should be enabled when requesting function details : in function obtail function profiling								
	▲ Graph	WRR: -2::me[::tl.aie_logical.aie_xtlm.math_engine.array.tile_1_2.cm.proc.iss] : Execution tracing should be enabled when requesting function details : chkapi_fun								
	Array	ction_profiling generate profile data for all cores								
	• Log	Stopping Simulator.								
	Simulator Output	Info: /OSCI/SystemC: Simulation stopped by user.								
	Trace	[INFO] : Simulation Finished, Sim result: 0 Total Simulation time 9230400 ps								
563	Performance Metrics	AIEsim feature license is released.								
225	Profile									
<b>•</b>	⊗ 2 <u>∧</u> 0 clangd: idle		8 🗖							

Σ	File Edit Selection View Go Terminal He	lp Vitis	Run - GMIO_bandwidth - AIE SIMULATION - soeren_workspace - Vitis Unified IDE 2023.2 🛛 🗖	×
$\cap$	VITIS COMPONENTS	🎝 Welcome 🎽 🗂 GMIO Bandwidth X 😽 🔂 vitis-comp.json X 🕼 Run - GMIO_bandwidth - AIE SIMULATION X	0 E	l eg
	V SOEREN_WORKSPACE	Summary × Graph × Array × Log ×	0 E	
ρ	✓			(Dx
0	> Settings	Al Engine Run   GMIO_bandwidth (AIE SIMULATION)		
Po	> Includes			
$\sim$	> Sources	Completed		
₽́	> Output	Version: 2023.2		
ô		Log Started: April 04, 2024 17:25:43 Completed: April 04, 2024 17:26:09 Elapsed: 26s		
		Device: xcvc1902-vsva2197-2MP-e-S AI Engine Frequency: 1250 MHz		
		File: /home/soeren/soeren workspace/GMIQ bandwidth/build/hw/ajesimulator_output/default.ajerun_summary		
1.2		·····		
r				
	∼ FLOW	<ul> <li>Al Engine Compile Directory</li> </ul>		
	Component 🜗 GMIO_bandwidth 🗸 🍪	/home/soeren/soeren workspace/GMIO bandwidth/build/hw/Work		
	V X86 SIMULATION			
	Build 🥝	OUTPUT X TASK: ALE SIMULATOR FOR GMIO BANDWIDTH X PROBLEMS 2 X	Π ^ Χ	
	> REPORTS			
	▷ Run	Info: DEVICE FILE: /home/soeren/XILINX/2023.2/Vitis/2023.2/aietools/data/devices/VC1902.json		
	资 Debug	Info: AIE SOLUTION FILE: ./Work/arch/aieshim_solution.aiesol		
	> REPORTS	[INFO]: Disable Unused Tiles		
	AIE SIMULATOR / HARDWARE	INFO: INFO: Running AIE MTMODEL Simulation with 1 threads		
		Dytimized ISS Wrapper (R+W), r2p24		
		INFO : ROWS: 8 COLS: 50 Running Dispatch Server on port: 44591		
	② Debug	Current Directory=/home/soeren/soeren_workspace/GMIO_bandwidth/build/hw Enabled fast PM writes.		
	REPORTS     REPORTS	Enabled fast DM writes. [TNE0]: Enabled Stream Switch Port Latency		
	Summary	IP-INFO: [ps_i3_ps_main] IP started.		
	Graph	Initializing graph gr		
	• Array	Configuring DNA Therefore for every and the second se		
	• Log	Set iterations for the core(s) of graph gr		
	Simulator Output	Bandwidth 4e+09 B/s		
		waicing for core(s) of graph gr to finish execution core(s) are done executing		
572		Exiting! Cores are done executing but the simulation will run for some more cycles to allow PLTO to be fly	ushed	
ະຜີ				
<b></b>	⊗ 2 🛆 0 clangd: idle			<u>(</u> 8 🗖

- AMD University Program AI Engine Tutorial https://xilinx.github.io/xup\_aie\_training/index.html
- Matrix multiplication  $(16 \times 8) \times (8 \times 8)$
- Integer and floating point
- examples run only in "classic" (opening in VITIS unified gives error message)
- Warning when opening (deprecated), but build project successful
- Run with trace (for result visualisation), but classic vitis\_analyzer (classic) crashes sometimes when opening the trace files, but they can be opened with vitis\_analyzer (unified)

Α	int32/float	В	
$\begin{bmatrix} a_{0,0} & a_{0,1} \end{bmatrix} = \begin{bmatrix} a_{0,2} & a_{0,3} \end{bmatrix} = \begin{bmatrix} a_{0,4} & a_{0,5} \end{bmatrix}$	a <sub>0,6</sub> a <sub>0,7</sub>	$b_{0,1}$ $b_{0,2}$ $b_{0,3}$ $b_{0,4}$ $b_{0,5}$	b <sub>0,6</sub> b <sub>0,7</sub>
$a_{1,0} a_{1,1} a_{1,2} a_{1,3} a_{1,4} a_{1,5}$	a <sub>1,6</sub> a <sub>1,7</sub> b <sub>1,0</sub>	$b_{1,1}$ $b_{1,2}$ $b_{1,3}$ $b_{1,4}$ $b_{1,5}$	b <sub>1,6</sub> b <sub>1,7</sub>
$a_{2,0} a_{2,1} a_{2,2} a_{2,3} a_{2,4} a_{2,5}$	a <sub>2,6</sub> a <sub>2,7</sub> b <sub>2,0</sub>	$b_{2,1} \ b_{2,2} \ b_{2,3} \ b_{2,4} \ b_{2,5}$	b <sub>2,6</sub> b <sub>2,7</sub>
$a_{3,0} a_{3,1} a_{3,2} a_{3,3} a_{3,4} a_{3,5}$	a <sub>3,6</sub> a <sub>3,7</sub> b <sub>3,0</sub>	$b_{3,1} \ b_{3,2} \ b_{3,3} \ b_{3,4} \ b_{3,5}$	b <sub>3,6</sub> b <sub>3,7</sub>
	₿ b <sub>4,0</sub>	$b_{4,1} \ b_{4,2} \ b_{2,3} \ b_{4,4} \ b_{4,5}$	b <sub>4,6</sub> b <sub>4,7</sub>
	b <sub>5,0</sub> ,	$b_{5,1} \ b_{5,2} \ b_{3,3} \ b_{5,4} \ b_{5,5}$	b <sub>5,6</sub> b <sub>5,7</sub>
a <sub>14,0</sub> a <sub>14,1</sub> a <sub>14,2</sub> a <sub>14,3</sub> a <sub>14,4</sub> a <sub>14,5</sub>	a <sub>14,6</sub> a <sub>14,7</sub> b <sub>6,0</sub>	$b_{6,1} \ b_{6,2} \ b_{6,3} \ b_{6,4} \ b_{6,5}$	b <sub>6,6</sub> b <sub>6,7</sub>
$a_{15,0} a_{15,1} a_{15,2} a_{15,3} a_{15,4} a_{15,5}$	a <sub>15,6</sub> a <sub>15,7</sub> b <sub>7,0</sub>	$b_{7,1} \ b_{7,2} \ b_{7,3} \ b_{7,4} \ b_{7,5}$	b <sub>7,6</sub> b <sub>7,7</sub>
	(16x8)		(8x)

¢

Mai

Han

Com

Proj

Multi Cod Vect Matri

App Reso

https://xilinx.github.io/xup_aie_training/index.html
AMD University Program AI Engine Tutorial
Introduction
Welcome to the AUP Vitis-based AI Engine tutorial. These labs will provide hands-on experience using the Vitis unified software platform with AMD FPGA hardware. You will learn how to develop applications using the Vitis development environment.
The tutorial instructions target the following hardware and software:
• VIIS 2022.2 • XRT 2.14.354
AWS EC2 Instances, no VCK5000 hardware at the moment. This tutorial shows you how to use Vitis with AWS EC2 F1. Source code is provided. You may be able to use the Vitis tutorial instructions with other cloud
providers or your local hardware.
Run Tutorial
You can run this tutorial in different ways.
1. If you have an VCK5000 board, you can run all parts of the tutorial on a local machine.
<ol> <li>You can use the Vitis software in the cloud, with hardware in the cloud (VMAccel).</li> <li>You can use the Vitis software on a local machine for building designs, and only switch to the cloud to deploy in hardware, make sure you build for the correct shell.</li> </ol>
Once you have decided how you want to run the tutorial, follow the appropriate instructions below.
AUP AWS Tutorial
If you are attending an instructor-led AUP tutorial, preconfigured instances will be provided for you. Use the following instructions to connect to your assigned AWS AUP tutorial instance.
Local computer
To use your own computer, install and set up Vitis and install the VCK5000 packages.
Clone repository
You also need to clone this repository to get a copy of the source code, the lab steps consider that this repository is cloned directly in the home directory (\$HOME).
cd_sLIDME

git clone https://github.com/Xilinx/xup\_aie\_training.git

#### Tutorial overview

The complete set of labs includes the following modules; it is recommended to complete each lab before proceeding to the next

- 1. Vector Addition using Streams
- 2. Matrix Multiply, multiple kernels and data type support
- 3. DSP Library Lab

Copyright@ 2023 Advanced Micro Devices

Summary - [/home/soeren/xup_aie_training	/aie_matmult/Emulation-AIE/aiesimulator_	output/default.aierun_summary] - Vitis Analyzer 2023.2.2	000			
<u>F</u> ile <u>T</u> ools <u>V</u> iew La <u>v</u> out <u>H</u> elp			🔛 Default Layout 🛛 🗸			
Q						
✓ ♣ graph (Al Engine Hardware)	graph (Al Engine Hardware) × ▶ de	fault (Al Engine Simulation) ×				
Summary	Summary X Trace X Profile X	C Performance Metrics X Graph X Array X				
Kernel Guidance	D default	/home/soeren/sup ale training/ale matmult/Emulation-AIE/alesimulator output/default alerup summary	Al Engine Simulation			
Graph	po dordate	Linuite) and standing for the line that the foreign of the foreign				
Constraints	STATUS					
Mapping Analysis		Completed				
DMA Analysis		Log				
Lock Allocation						
Al Engine Compilation	<b>VERSION</b> 2023.2					
Log						
✓ ▶○ default (Al Engine Simulation)						
Summary     Trace	<b>STARTED</b> April 04, 2024 16:56:10	COMPLETED April 04, 2024 16:56:36	ELAPSED 27s			
Profile						
Performance Metrics	PLATFORM VC1902	AI ENGINE FREQUENCY 1250 MHz				
• Graph						
• Array						
Log	COMMAND LINE		×			
	aiesimulator					
	pkg-dir ./Work aiearch-version aie					
	l= dump-vcd=foo	$\searrow$				
	profile					

Array - [/home/soeren/xup_aie_training/ai	e_matmult/Emulation-AIE/Work/graph.aiecompile_summary] - Vitis Analyzer 2023.2.2	000
<u>F</u> ile <u>T</u> ools <u>V</u> iew Layout <u>H</u> elp <u>Q- Sear</u>		🔳 Default Layout 🗸 🗸
Q		
✓ ✿ graph (Al Engine Hardware)	♥ graph (Al Engine Hardware) × ▶ default (Al Engine Simulation) ×	
Summary	Summary x AI Engine Compilation x Lock Allocation x DMA Analysis x Mapping Analysis x Constraints x Array x	
Kernel Guidance		
Graph		<b>Q</b>
• Array	ה ההוכנות בההוכנות בהחכנות בהחכנות בהחכנות בהחכנות בהחכנות בההוכנות בהחכנות בהחכנות בהחכנות בהחכנות בהחכנות בהח	בהנהור הנהו בהנהו בהנהו נהונה נהנהו ההנהו ההנהו ההנהו ההנהו הבנהו בהנהו בהנהו בהנהו בהנהו בהנהו בהנהו
Constraints		
<ul> <li>Mapping Analysis</li> </ul>		
DMA Analysis		
Lock Allocation		
<ul> <li>AI Engine Compilation</li> </ul>		
Log		
ightarrow  ho 0 default (Al Engine Simulation)		
Summary		
• Trace	بيسهما يسيسون سيسيد والمرعد ومرعد ومرعد ومرعا ويتبع والمرعم ومرعد ومرعد ومرعد ومراعد ومراعد ومرعد ومرعد والمرع	ومراجع يصابحا بصبي بمراجع بمعابدة بمراجع بمراجع بمراجع ومراجع
Profile		
<ul> <li>Performance Metrics</li> </ul>		
• Graph		
• Array		
Log		
		ا با الله الحالة، إن الله الحالة الحالة، وحالة، وحالة وحالة، وحالة الحالة، وحالة، وحالة، وحالة، وحالة، وحالة، و الجملة المربقة
	<ul> <li>K. Z. Z.</li></ul>	v
	Graph instance iD Al Engine Kernel Source Column Row Schedule Runtime Ratio Eocation Constraint Repetition Count Graph Source	~
	✓ <b></b> FG	
	Image: Image: k         i0         matmult_float         patmult_float.cpp         27         0         0         1.000         1         graph.h:23:9	
	✓ ■ 132G	
	Imatmuit_int32         matmuit_int32.cpp         26         0         0         1.000         1         graph.h:44:9	
	Item         i2         matmult int16         matmult int16.cpp         22         0         0         1.000         1         graph.h:65:9	
		Y
	Kernels I/O Buffers Ports Nets Tiles Interface Channels DMA Channels	

Graph - [/home/soeren/xup_aie_training/ai	e_matmult/Emulation-AIE/Work/graph.aiecompile_summary] - Vitis Analyzer 2023.2.2	000
<u>F</u> ile <u>T</u> ools <u>V</u> iew Layout <u>H</u> elp <u>Q</u> -Searc		📰 Default Layout 🛛 🗸
Q. 꽃│ �│ 백│		
✓ ✿ graph (Al Engine Hardware)	¢ graph (Al Engine Hardware) × ▶ default (Al Engine Simulation) ×	
Summary	Summary x Al Engine Compilation x Lock Allocation x DMA Analysis x Mapping Analysis x Constraints x Array x Graph x	
Kernel Guidance		
• Graph	Q Q 20 № Q ± Q ± Q ± Q ± Q ± Q ± Q ± Q ± Q ± Q	\$
• Array	Θ	
Constraints	imput: DatainFF_A Gatajinputa_ficat.ub	
Mapping Analysis	Dation to the set of t	
DMA Analysis	input: DatainFF & Gatajinputb finatus matuul: DatainFF & Gatajinputb finatus matuul: finatus	
Lock Allocation	answir U Henryy FG	
<ul> <li>Al Engine Compilation</li> </ul>	Θ	
Log	hput: Datain122_A (datajinputa_int22.txt) buf3 k buf5 d	
✓ ▶ default (AI Engine Simulation)	Source U Henry mark to 12	
Summary	Input: Datain12 B Katainputb in12.00 brf4	
Trace	132G	
Profile	Θ huffed	
<ul> <li>Performance Metrics</li> </ul>	Input: Datain126_A (data/inputs_int16.tx) buffs Dation	
• Graph	but Output Databuts int entropy to 0	
<ul> <li>Array</li> </ul>	Input: Datainii 6 B Gataimputh_Inti 5.xt buffd marmurg inti 4	
Log	1166	
	e behad	
	Input: DataInit A (dataImputa_int8.tx 8) boffs to buffald Output: DataOutl8 (nt8_output.bata)	
	Insut Datable 8 (databased list of	
	18G mult_graph	
		۰
	Graph Instance ID Al Engine Kernel Source Column Row Schedule Runtime Ratio Location Constraint Repetition Count Graph Source	
	v mult_graph	^
	V min FG	
	✓ I 326	
	Imate: Interview         Imate: Interview<	
	∨ 💼 116G	
	Image: Mathematical state     Mathematical state     Mathematical state     Mathematical state     Mathematical state       Image: Mathematical state     Mathematical state     Mathematical state     Mathematical state     Mathematical state	
	Kernels I/O Buffers Ports Nets Tiles Interface Channels DMA Channels	

Trace - [/home/soeren/xup_aie_training/aie_	_matmult/Emulation-AIE/aiesimulator_ou	tput/default.aierun_sum	mary] - Vitis Analyzer 2023.	2.2					•	
<u>File T</u> ools <u>V</u> iew Layout <u>H</u> elp									🔛 Default Layout	~
Q. 꽃 (♠ 배										
∨ 🎝 graph (Al Engine Hardware)	🖸 graph (Al Engine Hardware) 🗙 🕨 d	lefault (AI Engine Simulatio	on) ×							1 [2
Summary	Summary × Trace ×								□ n	0.02
Kernel Guidance			International and the left							
Graph		±   ≑   X   •     1	▶ 12 21 <b>+</b> 14	▶ [   -    ×    ⊷	Compare					•
Array		0.448 (	us							^
Constraints	Name	Value	1.000000 us	2.000000 us	3.000000 us	4.000000 us	5.000000 us	6.000000 us	7.000000 us	
Mapping Analysis	∨ Core									-
DMA Analysis	<ul> <li>Functions</li> </ul>									
Lock Allocation	_main_init	_main_initma			_m;	ain_init				
AI Engine Compilation	_main	inactive	main						-	
Log	> matmult_int16(w <short>*).0.</short>	inactive							-	
✓ ▶○ default (Al Engine Simulation)	cxa finalize	inactive								
Summary	<ul> <li>Core Lock Requests</li> </ul>	indetite								
Trace	lock(22,0).0	idle							_	
Profile	lock(22,0).1	idle							_	
Performance Metrics	lock(22,0).2	idle							-	
Graph	lock(22,0).3	idle							-	
Arroy										
Array	s2mm.Ch0.BD0.Lock0				s2mm dma tr	ansfer				
Lõg	s2mm.Ch1.BD2.Lock2				s2mm dma tra	nsfer				
	s2mm.Chl.BD3.Lock3				s2mm dma tr	ansfer				
	∨ Locks									
	lock(22,0).0				8					
										_
		$\langle \rangle \rangle \langle \rangle$								~
	Q Lock Stalls (2)									
	Stall ID Stalled Tile Stalled Kernel	Start (ps) Duration (ps)	PC Type Buffer Port	Lock Holder	data/innuta_int22_tvt)	Related Stall				
	■ LS 2 Tile [27,0] main	308800 3200	772 Read buf0 mat	A Input: DataInFP A (d	lata/inputa_inc32.txt)					
	Stalls Events Kernels I/O Buffe	ers Ports Nets Til	les Interface Channels	DMA Channels						

Profile - [/home/soeren/xup_aie_training/ai	ie_matmult/Emulation-AIE/aiesimulator_output/defaul	t.aierun_summary] - \	∕itis Analyze	г 2023.2.2							•••
<u>File T</u> ools <u>V</u> iew Layout <u>H</u> elp										📰 Default Lay	out 🗸
Q. <u>X</u> <del>=</del> <u>-</u>											
✓	✿ graph (Al Engine Hardware) × ▶ default (Al Eng	gine Simulation) $ imes$									802
Summary	Summary x Trace x Profile x Perform	ance Metrics 🛛 🗙	Graph 🗙	Array ×							
Kernel Guidance		A T Total Function		(o. c))							
Graph			n lime (lile [	,22,0])							
Array	<ul> <li>Ille [22,0]</li> <li>Summary</li> </ul>										
Constraints	<ul> <li>Function Reports</li> </ul>										
Mapping Analysis	Total Function Time										
DMA Analysis	Total Function + Descendants Time	1 -									381
Lock Allocation	Number of Calls										
AI Engine Compilation	Min/Avg/Max Function Time										
Log	Profile Details	2-		61							
✓ ▶○ default (Al Engine Simulation)	∨ Tile [23,0]	2		01							
Summary	Summary										
Trace	✓ Function Reports	tion									
- Profile	Total Function Time	5 3-	43								
• Profile	Total Function + Descendants Time	ш.									
<ul> <li>Performance Metrics</li> </ul>	Number of Calls										
• Graph	Min/Avg/Max Function + Descendants Time	4-	26								
Array	Profile Details										
Log	~ Tile [26,0]										
	Summary	5- 2	4								
	✓ Function Reports		-								
	Total Function Time				N						
	Total Function + Descendants Time				13						
	Number of Calls	0			.00	20	о.		300		
	Min/Avg/Max Function Time					Total Function	Time (cycles)				
	Profile Details										
	<ul> <li>✓ Tile [27,0]</li> </ul>	Search: Q-									
	Summary	Eurotion	Number of	Total Eurotion	Total Eurotion	Total Eurotion +	Total Euroction +	Min Euroction	Avg Eupction	May Euroction	Min Eurotion +
	<ul> <li>Function Reports</li> </ul>	Id Name	Calls	Time (cycles)	Time (%)	Descendants Time (cycles)	Descendants Time (%)	Time (cycles)	Time (cycles)	Time (cycles)	Descendants Ti
	Total Function Time	1 main	1	381	71.215	442	39.15	381	381	381	
	Total Function + Descendants Time	2 matmult_int16	1	61	11.402	61	5.403	61	61	61	
	Number of Calls	3cxa_finalize	1	43	8.037	67	5.934	43	43	43	
	Min/Avg/Max Function Time	4 _main_init	1	26	4.86	535	47.387	26	26	26	
	MIN/AVG/MAX FUNCTION + Descendants fime Profile Details	5 _fini	1	24	4.486	24	2.126	24	24	24	
	Frome Details										
		<									>

Profile - [/home/soeren/xup_aie_training/aie_matmult/Emulation-AIE/aiesimulator_output/default.aierun_summary] - Vitis Analyzer 2023.2.2			
<u>F</u> ile <u>T</u> ools <u>V</u> iew La <u>v</u> out <u>H</u> elp			📰 Default Layout 🛛 🗸 🗸
였 꽃 🔶 백			
∨ 🎝 graph (Al Engine Hardware)	✿ graph (Al Engine Hardware) × ▶ default (Al Englished Compared to Al	ngine Simulation) ×	8 11 2
Summary	Summary × Trace × Profile × Perform	nance Metrics x Graph x Array x	
Kernel Guidance			
Graph		Profiling information for with air larger lais with moth angles arrow tile 22 L on proc ice generated by Checkary U 2022 12#20002545he#220627	on Thu Ann 4 16,56,26 20
Array	V Tile [22,0]	Fighting information for strate_togicatate_ktm.math_engine.array.tite_zz_i.cm.prot.iss generated by checkers 0-2022.12#Sec234Suc#230022	011 110 Apr 4 10:30:30 207
Constraints	<ul> <li>Function Reports</li> </ul>	Program being simulated:	
Mapping Analysis	Total Function Time	/home/soeren/xup_aie_training/aie_matmult/Emulation-AIE/./Work/aie/22_0/Release/22_0	
DMA Analysis	Total Function + Descendants Time	Total cvcle count : 7966	
Lock Allocation	Number of Calls	Report cycle count : 7966	
	Min/Avg/Max Function Time	I otal instruction count : 324 Report instruction count : 324	
Ai Engine compliation	Min/Avg/Max Function + Descendants Time	Report instruction coverage : 84,74%	
Log	Profile Details	iotat size in program memory. 1900	
✓ ▶U default (AI Engine Simulation)	Summany	Command used to generate this report: ::tl.aie_logical.aie_xtlm.math_engine.array.tile_22_1.cm.proc.iss profile save aiesimulator_output/prof	ile_instr_22_0.txt -type 1
Summary	<ul> <li>Function Reports</li> </ul>	Function summary:	
• Trace	Total Function Time	Cycles % of total Instruction % of total % Coverage Function Relative cycle use in simula	tion
Profile	Total Function + Descendants Time	201 4 70% 150 40 07% 100 00% pairs aris	
Performance Metrics	Number of Calls	381 4.75% 159 49.07% 100.00% matm main 61 0.77% 60 18.52% 100.00% matmult_int16_213matmult_int16Pl2input_windowISES	
Graph	Min/Avg/Max Function Time	43 0.54% 43 13.27% 100.00% crsa finalize cra finalize	
Array	Min/Avg/Max Function + Descendants Time	24 0.30% 24 7.41% 53.3% fini_fini	
100	Profile Details	Function detail: matmult int16 _713matmult int16P12innut windowTsES1_P13outout windowTsE	
209	V Tile [26,0]		
	<ul> <li>Function Reports</li> </ul>	Low PC : 1104 High PC : 1643	
	Total Function Time	Size in program memory: 540	
	Total Function + Descendants Time	Stack Frame \$12e : 128 Cycle-count : 61 (0, 🔽%)	
	Number of Calls	Instruction count : 60 (18/32%)	
	Min/Avg/Max Function Time	Instruction coverage . 100.000	
	Min/Avg/Max Function + Descendants Time	PC Instruction Assembly	E
	Profile Details	1104 38 00 14 c0 08 04 12 05 00 32 10 3f MOV.s10 r0, #0; MOV.s9 r13, #0; MOV.s12 cs1, #8; MOV.u20 ch0, #274960; NOP	
	Summon	1116 28 08 18 00 48 04 72 04 80 42 02 3T MUV.510 C50, #32; MUV.59 F8, #2; MUV.512 F9, #3; MUV.120 Cf1, #131586; NUP 1128 00 00 1c 1 48 40 40 00 10 07 65 3f NDP; MUV.59 F12, #10; MUV.512 Cf0, #1893; NDP	
	<ul> <li>Function Reports</li> </ul>	1140 08 90 23 e1 28 00 fc 04 02 88 00 3f PADDA [sp], m0; LDB p1, [p1, cs1]; M0V, s12 r14, #1; M0V.u20 c12, #2048; NOP	
	Total Function Time	$\begin{array}{c} 1132 \ 68 \ 62 \ 90 \ 90 \ 90 \ 90 \ 90 \ 90 \ 90 \ 9$	
	Total Function + Descendants Time	1172 80 00 04 08 04 47 f7 NOP; MOV.u20 ch2, #68; NOP	
	Number of Calls	1188 80 00 00 12 80 17 f7 NOP; MOVT.s12 cl2, #1; NOP	
	Min/Avg/Max Function Time	1196 00 01 NOP 1198 00 01 NOP	
	Min/Avg/Max Function + Descendants Time	1200 02 a2 40 00 00 00 37 VLDA wr0, [p1], #32; NOP; NOP	
	Profile Details	1208 1a az 03 51 20 00 00 1/ VLDA Wd0, [p0], #32;VLDB Wr1, [p1], #32; NOP 1216 02 d0 40 00 00 00 037 VLDA Wr0, [p1]; NOP; NOP	
		1224 06 c0 40 00 00 00 37 VLDA wrl, [pl, cs0]; NOP; NOP	\ \
			· · · ·

### 3. Test of VITIS console

- Runs ai-compiler in terminal
- Example: importing an PyTorch NN
- Requires Docker; many problems in Ubuntu installation
- RESNET50: CNN with 50 layers and 3x3 filter
- Task is image processing;
   AMD provides example images for download with wget
- I was able to reach the final point of hardware deployment (but, as mentioned, my hardware platform is incorrect)

#### 3. Test of VITIS console



#### Quickstart

REALTIME WORKSHOP | Lange | Giessen, 8.-11.04.2024

#### Test of VITIS console

• vitis-ai-user@soeren-galaxy: /workspace File Edit View Search Terminal Help

soeren@soeren-galaxy:-\$ source /home/soeren/XILINX/2023.2/Vitis/2023.2/settings64.sh
soeren@soeren-galaxy:-\$ cd Vitis-AI/
soeren@soeren-galaxy:-/Vitis-AI\$ sudo ./docker\_run.sh xilinx/vitis-ai-pytorch-cpu:latest
[sudo] password for soeren:
latest: Pulling from xilinx/vitis-ai-pytorch-cpu
Digest: sha256:baf43fd9d6elea5a2c12b727ac3aafd15ead936172bcd636d7af98b0cca49298
Status: Image is up to date for xilinx/vitis-ai-pytorch-cpu:latest
docker.io/xilinx/vitis-ai-pytorch-cpu:latest
Setting up root 's environment in the Docker container...
WARNING: You are running Vitis AI Docker container as root.
For security reasons, consider running as a regular user:
 \$ sh docker run.sh

#### 0R

\$ docker run -e UID=\$(id -u) -e GID=\$(id -g) args...

You will be running as vitis-ai-user with non-root UID/GID in Vitis AI Docker container.



Docker Image Version: ubuntu2004-3.5.0.306 (CPU) Vitis AI Git Hash: 6a9757a Build Date: 2023-06-26 WorkFlow: pytorch

vitis-ai-user@soeren-galaxy:/workspace\$

(vitis-ai-pytorch) vitis-ai-user@soeren-galaxy:/workspace/examples/vai\_runtime/resnet50\$ ./resnet50 ../resnet50\_pt/resnet50/resnet50.xmodel WARNING: Logging before InitGoogleLogging() is written to STDERR I0404 07:22:31.447692 188 main.cc:292] create running for subgraph: subgraph\_conv1 terminate called after throwing an instance of 'std::runtime\_error' what(): Error: no DpuController found for DPUCVDX8G Aborted (core dumped) (vitis-ai-pytorch) vitis-ai-user@soeren-galaxy:/workspace/examples/vai\_runtime/resnet50\$

R

## Conclusion and next steps

- Board arrived only a few weeks ago; testing just started
- Need to solve the hardware platform support problem (VPK120 instead of VCK190)
- Then repeat timing measurements for matrix multiplication on hardware

(hoping that 1250 MHz is correct frequency)