Contribution ID: **25**   Type: **not specified**

Hands-on experiences with Xilinx Zynq, UltraScale and UltraScale+

Tuesday, 9 April 2024 15:30 (45 minutes)

Presenter: SAVINOV, Vladimir (BELLE (BELLE II Experiment))

Session Classification: Fast DAQ and Trigger #6