# Debug of B2L

H. Nakazawa (NTU) 20241002@B2GM

# Symptom; event shift

- We record CDCTRG data content with suppress factor of 256, namely only when the event number is multiple of 0x100.
  - Only TRG header info is recorded for remaining 255 events
- Event shift happened during data taking, thus the content-recorded event is shifted
- All UT4 CDCTRG might be affected Event number in user data •

Data for four

3D modules.

- ===== Detector Buffer(ch 4) 0xc03 words (finesse 0xc07) 33440001 02111131 4d00021b dddd010e
- ==== Detector Buffer(ch 5) 0xc03 words (finesse 0xc07) 33440001 02111131 4d00021b dddd010b
- ===== Detector Buffer(ch 6) 0x3 words (finesse 0x7)
- 33440001 02111131 4d001 0d0 <-- これが記録されていない
- ==== Detector Buffer(ch 7) 0xc03 words (finesse 0xc07) TRG header <u>33440001 02111131 4d00021b</u> dddd010d ... Module ID version



# Symptom; Corrupted Data

[2024-03-19 09:37:32] [FATAL] RTRG1 : rtrg1 ch=3 : ERROR\_EVENT : CORRUPTED DATA: Different event number over channels. Event\_number(12272583) is different from other channel(eve 0). Exiting...: exprun 0x0788ea00 [2024-03-19 09:37:32] [DEBUG] state transit : RUNNING >> ERROR

- Happened when the global run stopped and started without ABORT
- Looks event number was not cleared for the problematic board when the next run started







- the missing "start next writing if not busy" condition, the event buffer for the L1 is released.

• When a writing process is done, the next writing can start only after busy signal (150nsec) is negated. • But when the next L1 comes during busy signal for the last event of the waiting queue, because of



# Debug

- Added on line to Library/libut4\_02/B2L/src/CB/cb\_top\_32MHz.vhd
- Corresponding file for gdl, cb\_top\_32MHz\_gdl.vhd, ok (the line has existed) ullet
- The same file for UT3 ok (the line has existed) •
- Maybe I used very old cb\_top\_32MHz.vhd when I started making UT4 version of B2L. •

619	here, wcnt=11
620	reading_process : for i in 🖯 to N
621	
622	reading done. reading -> wri
623	Two cases: the event <mark>veto</mark> ed
624	<pre>if state(i)=reading and</pre>
625	<pre>sig_rd='0' and sig_rdrd='0' a</pre>
626	sta_hdr='0' and header par
627	sta_hdr32=' <mark>0</mark> ' and heαder p
628	(ren(i)= <mark>'1' or</mark> reg_ev <mark>veto</mark> (i)=
629	

Ndaq -1 loop

iting. or normally read.

and -- new trg during done\_done='1' rt done oart done '1') then



## **One more improvement (clock unification)**

- For CDCTRG modules, different clock sources are used for sysclk and B2L

 Unified clock source (GDL, ECLTRG) look stable



b2gm 20241002



# Sysclk





## **One more improvement (clock unification)**

- TOP.vhd
  - Sysclk from b2l.clk127m
  - CLKGT?\_GC\_P/N to b2l.rj?clkp/n
- If you are using 254MHz reference clock for CLKGT\_GC, USE254IN=1 in Library/libut4\_02/B2L/src/b2tt/b2tt.vhd

: std\_logic := '1'; -- 254 MHz clock in for DHH USE254IN

#### clk\_wiz\_127\_i : clk\_wiz\_127 port map ( clk\_in1 => clk\_gth\_buf, clk\_32m => dataclk, Kemo\ clk\_127m => sysclk, clk\_32m\_shifted => dataclk\_shifted, locked => open

```
port map (
gtpclk => gtpclk,
idlyin => idlyin,
txpolarity => "0100",--gth7,gth5
rxpolarity => "0100",--gth7,gth5
reset_x => '1',
gt_refclk => b21_refclk, -- in
dataclk => dataclk,
sysclk => sysclk,
clk127m => sysclk,
header => firm_id & firm_vers, -- from r1158.
data_b2l => data_b2l, -- in -- TODO fill output for b2l
revoclk => revoclk, -- out
revo_r => revo_r, -- out
trgcntr => trgcntr,
trgl1 => trgl1,
delay => b2lBufferDelay,
rj_clkp => CLKGTY_GC_P,--RJ_CLKP,
  _clkn => CLKGTY_GC_N,--RJ_CLKN
```







## Test after debug

• 40 hours with 10 kHz, OK.

- No problem with stop-start without ABORT
  - 10 times in global run with four 3D modules

==== Data	aBlock(Rav	vTRg) : BI	lock # 0 :	Event 1	538258176	node 0x10	000001 bl	oc	
ventMetaData : exp 34 run <u>557 subrun</u> 0 eve 1538258176									
00000fa3	7f7f0438	08822d0	5baff500	489871e7	66f62566	10000001	00000000		
0000038	00000038	0000003 <mark>8</mark>	000000000	0000038	0000038	0000038	00000038		
0000038	00000038	0000038	0000038	0000038	0000038	0000038	0000038		
0000038	00000038	00000038	0000038	0000038	0000038	00000f9f	00000f9f		
00000f9f	00000f9f	00000f9f	00000f9f	00000f9f	00000f9f	00000f9f	00000f9f		
00000f9f	00000f9f	00000f9f	00000f9f	00000f9f	00000f9f	00000f9f	00000f9f		
00000f9f	00000f9f	00000f9f	00000f <mark>9f</mark>	00000505	00000f9f	00000f9f	00000f9f		
ffaa1500	48987290	33440001	240911)0	ff5003aa	dddd02e1	01c45baf	f5000000		
00000000	00000000	00000000	000000		00000000	00000000	00000000		





## **Comments and conclusion**

- I do not understand how this bug caused observed problems
- Why only one module out of four which are same firmware? • 4 modules are not so precisely synchronized at ~200 nsec level.
- The bug did not cause event shift when no suppression (cosmic ray data taking). • Full data (~16kB) always read, thus always events in waiting queue and no "busy signal for the last event in the queue".
- Seems to be solved. Sorry for bothering you but please update your modules. Let's see global runs.

