



KEK

大学共同利用機関法人
高エネルギー加速器研究機構




ARICH status and plans

Sourav Dey, KMI, Nagoya


Belle II Trigger/DAQ Workshop 2025, Osaka, 23 October

ARICH @ Belle II

PID detector at the
forward endcap



Aerogel RICH



- Target: 4σ K/π separation at 0.5 – 4.0 GeV
- Ring Imaging Cherenkov Counter (RICH) with aerogel radiator
- Replace threshold type Aerogel Cherenkov Counter used in Belle
- Limited space available -> proximity-focusing RICH

Emission angle of the Cherenkov photons

$$\cos \theta_c = \frac{1}{\beta n} = \frac{\sqrt{(m/p)^2 + 1}}{n}$$


Cherenkov angle resolution of a track

$$\sigma_{\text{track}} = \frac{\sigma_{\theta}}{\sqrt{N_{p.e.}}}$$




σ_{θ} = Angle resolution the detector
 $N_{p.e.}$ = Number of detected photons

Radiator

Two aerogel layers with different indices:
 $n_1 = 1.045$, $n_2 = 1.055$



- Thicker aerogels produce more photons but make angle resolution worse.
- Two layers of aerogels with different indices.
 - Ring images overlap at the photo-detector
- Good transparency (~40mm)
 - 248 tiles in total
 - Cut with water jet from 18cm x 18cm tiles





Important to increase
 $N_{p.e.}$ w/o degrading σ_θ

Photodetector


HAPD (Hybrid Avalanche Photo-Detector)
Hybrid: Vacuum tube + semi-conductor



- ~5mm pixel size. Sensitive to single photon
- Large coverage (3 m²)
- Immune to 1.5T magnetic field
- Radiation tolerance (10¹² cm⁻² neutron)
- Good single photon detection efficiency




□ 4.9 [mm]




- Developed with Hamamatsu Photonics.
- 144 channels (36-ch APD chip×4)
- Gain ~ 70000
- Peak QE ~28%
- Size 73mm×73mm
- Effective area 63mm×63mm (65%)

Readout electronics



Front-end Board


- Digitize signals from HAPD
- 4 ASIC + Xilinx FPGA (Spartan6)
- ASIC : preamp + shaper + discriminator
- 420 FEBs in total



Total 60480 channels
1-bit ON/OFF information is enough

Merger Board

- Firmware download, parameter setting
- Monitor temperature, voltage, SEU etc
- Receive hitdata from 5-6 front-end boards.
- Zero suppression
- Combine FEB data and send to DAQ
- 72 merger boards in total




ARICH APD Status



- ARICH APDs are stable, no major problems
- The masked channels due to turn off HAPDs are basically same (~ 6.7%)
 - Disabled bias: 56
 - Disabled guard: 5
 - Disabled hv: 9
 - Total number of masked APDs: 112

Red: disabled APDs due to bias problem
Blue: disabled APDs due to guard problem
Green: disabled APDs due to HV problem
Orange: set voltage of these APDs to 175V


	2019	2020	2021	2022	2023	2024
Ratio	4.8%	5.6%	6.0%	6.5%	5.4%	6.6%



SEU in the Front-end




Single Event Upset in the
FPGAs : effect from neutrons




Real-time majority voting + partial
reconfiguration of the firmware

- Frequent SEUs expected at Spartan 6
 - Boron is used as p-type dopant
 - old estimation: 8 SEUs / h / HAPD in the firmware
- Configuration consistency corrector (C3) is implemented in the merger firmware since June 2020: DAQ efficiency improved!





SEU accumulation (2022)



SEU accumulation(2024)



More on SEU






- operating periods: determined based on luminosity graph. vertical axis represents peak luminosity
- A clear correlation was observed between TOP MCP PMT rate and SEU. The TOP rate is considered to be directly related, whereas luminosity, HER, and LER currents may have an indirect correlation
- Regarding spatial distribution, the overall values decreased. In 2024, the events were primarily concentrated in Sector 1. However, whether this shift toward Sector 4 was influenced by the shielding effect requires further investigation

ARICH cooling water problem




- ARICH suffered a problem of decrease of the cooling water flow in 2024c run
- The flow was significantly reduced in Sector 3 and 5, and we needed to turn off ~50% of the electronics in these sectors (10-20% of the entire ARICH).
- The replacement of the chiller and the addition of anticorrosion agent were considered to be source of the problem.
- Aluminum pipe inside ARICH + installed chiller included copper components : Mixture of copper and aluminum in the system
- After 2024c , we opened the pipe near the detector, found green muddy impurities : probable source of clogging. Forward end yoke was opened in June to access ARICH pipes for investigation.



ARICH cooling water problem



- We found that the couplers were clogged
 - Swell of the O-ring (made of chloroprene rubber) : Probably due to the anti-corrosion agent ?
 - No problem in Aluminum pipes inside ARICH or flexible tubes
- Solution:
 - Remove the couplers
 - Replace the FEP tubes to nylon tubes
 - Replace the chiller to a copper-less one
 - Add filter to the waterline
- We resumed the commissioning of ARICH from middle August. Water flow is normal (6L/min) after removing the couplers. Temperature is stable (detector, electronics).



**ARICH is
fully
working
now**

ARICH DAQ Status



- ARICH DAQ is fully functional, All the mergers are ON now

CS-Studio (on arichsc5)

File Applications Window Help

Welcome x rari1 x RC ARI x HVGUI:ARICH_HV x crate({CRATEID}) slot({SLOTID}) x

100 %

ARICH PCIe40 Run Control Nodes **CTRL: ON** **Reload**

RC_ARICH Run #: 1682

RUNNING **STOP** **ABORT** **BOOT**

RC_STORE_LOCAL **RUNNING** RC_HLT_RARI **RUNNING** ARICH **RUNNING** TTD_ARICH **RUNNING** THSCAN **OFF**

ARICH Run #: 1682

RUNNING **STOP** **ABORT** **BOOT**

RARI1 **RUNNING** RARI2 **RUNNING**

FTSW # 183 **RUNNING** **resetft** **statft**

Trigger type: pulse Run start at: 2025-08-27 15:13:31

Trigger limit: -1 Run time: 10[sec]

Dummy rate: 1000[Hz] Trigger in: 1000.4[Hz]

Max time: 351437[us] Trigger out: 1000.4[Hz]

Max trig: 12 Input count: 10002

Output count: 10002

RC_HLT_RARI Run #: 1682

RUNNING **STOP** **ABORT** **BOOT**

HLTIM_RARI **RUNNING** HLTOUT_RARI **RUNNING** EB1_RARI **RUNNING** HLTWK13_RARI **RUNNING** DQM_RARI **RUNNING**

RC_STORE_LOCAL **RUNNING**

EB2RX_LOCAL **RUNNING** # events: 9454

DISTRIBUTOR_LOCAL **RUNNING** Rate: 000000

WORKER_LOCAL **RUNNING** Flow: 000000

Some tips (Updated on Feb. 18, 2022)

- * How to program PCIe40 firmware
- Push "Program PCIe40" and wait until the progress-bar reac
- Mask was set as before program PCIe40, refresh OPI to conf

* Mask/unmask channels

- Update channel checkboxes and push "Save & apply Mask".

* Load and apply the last saved mask setting

Hostname **rari1** **RUNNING** **NOTREADY** **TTD** **DMA** **DMA (kBytes)** **Size (Bytes)** **Rate (MB/s)** **Program PCIe40** **INIT**

Belle2link-channel

0, 1, 1	✓	6458 1, 1, 2	✓	6458 2, 1, 3	✓	6458 3, 1, 4	✓	6459
4, 1, 5	✓	6357 5, 1, 6	✓	6355 6, 1, 7	✓	6460 7, 1, 8	✓	6459
8, 1, 9	✓	6459 9, 1, 10	✓	6459 10, 1, 11	✓	6460 11, 1, 12	✓	6459
12, 2, 1	✓	6460 13, 2, 2	✓	6459 14, 2, 3	✓	6461 15, 2, 4	✓	6461
16, 2, 5	✓	6357 17, 2, 6	✓	6358 18, 2, 7	✓	6461 19, 2, 8	✓	6462
20, 2, 9	✓	6462 21, 2, 10	✓	6461 22, 2, 11	✓	6462 23, 2, 12	✓	6463
24, 3, 1	✓	6462 25, 3, 2	✓	6463 26, 3, 3	✓	6463 27, 3, 4	✓	6463
28, 3, 5	✓	6361 29, 3, 6	✓	6359 30, 3, 7	✓	6463 31, 3, 8	✓	6464
32, 3, 9	✓	6361 33, 3, 10	✓	6464 34, 3, 11	✓	6465 35, 3, 12	✓	6463

Hostname **rari2** **RUNNING** **NOTREADY** **TTD** **DMA** **DMA (kBytes)** **Size (Bytes)** **Rate (MB/s)** **Program PCIe40** **INIT**

Belle2link-channel

0, 4, 1	✓	6456 1, 4, 2	✓	6456 2, 4, 3	✓	6456 3, 4, 4	✓	6353
4, 4, 5	✓	6354 5, 4, 6	✓	6354 6, 4, 7	✓	6458 7, 4, 8	✓	6457
8, 4, 9	✓	6457 9, 4, 10	✓	6457 10, 4, 11	✓	6458 11, 4, 12	✓	6457
12, 5, 1	✓	6458 13, 5, 2	✓	6458 14, 5, 3	✓	6459 15, 5, 4	✓	6458
16, 5, 5	✓	6356 17, 5, 6	✓	6356 18, 5, 7	✓	6458 19, 5, 8	✓	6459
20, 5, 9	✓	6460 21, 5, 10	✓	6459 22, 5, 11	✓	6460 23, 5, 12	✓	6460
24, 6, 1	✓	6461 25, 6, 2	✓	6460 26, 6, 3	✓	6460 27, 6, 4	✓	6461
28, 6, 5	✓	6358 29, 6, 6	✓	6358 30, 6, 7	✓	6461 31, 6, 8	✓	6462
32, 6, 9	✓	6462 33, 6, 10	✓	6462 34, 6, 11	✓	6462 35, 6, 12	✓	6463

Load & Apply Mask **Save & Apply Mask**

b2ari

Recent problems

One LV board got broken for the first time. Currently no spare module

Two HAPDs got problematic (HV, noisy)

ARICH DAQ Status




Some Updates

- Hardware patches to FTSWs were applied : improves the stability of FTSW initialization during cold start
- Conversion of GUI from CSS to Phoebus is finished: local DAQ panel, HV panel, LV panel
- Update of HV control software
- Update of servers (CentOS7 to Rocky9)

Readiness




- We are having a training to ARICH experts
- Need more local experts
- ARICH is basically READY



2024c Operation: a noise



How condition of ARICH changed...




Beginning of 2024c

Noise appeared

2024c Operation: a noise



How condition of ARICH changed...






Noise disappeared

2024c Operation: a noise



How condition of ARICH changed...

Noise reappeared






merger 4_4 was
disabled due to DAQ
problem

2024c Operation: a noise



How condition of ARICH changed...



End of 2024c


Long-standing Sector 1
noise is not seen now.
Not understood

noise in sector 1 has
negligible impact on
performance

FEB timings




- System clock : 63.5 MHz (508 MHz / 8), i.e. 1 clock = 15.7 ns
- The data inside pipeline is shifted every **hdcycle** clocks
- The pipeline has N stage, where N = 8 (up to v0.7), 24 (v0.8), 56 (v0.9-)
- The trigger signal is also delayed by **trgdelay** * **hdcycle** system clocks
- The last 4 stages of the pipeline are read out, on each trigger delayed
- Larger **trgdelay** results in time window in a future side
- Hitdata is kept for around $(N - 2 - \text{trgdelay}) * \text{hdcycle} * 15.7 \text{ ns}$.



FEB timings



- Additional delay with BRAM
 - Hits are first stored in BRAM circular buffer with independent read and write
 - After selectable number of clock cycles hits are inserted in current pipeline
 - Pipeline can be extended for ~ 15k cycles, possibly more
- BRAM configuration:
 - Native
 - Simple dual port RAM
 - Common clock
 - No ECC
 - Width 144 bit
 - Length 14799




ARICHbot : A proposed AI Assistant



Objective:

- Assist ARICH shifters during runs with a RAG (retrieval augmented generation) based tool
- Real-time ARICH query support during runs
- Boosts shifter efficiency: reduce manual error, gives suitable advice , especially in crucial times
- A lot of technical/Physics knowledge are hidden in mattermost chats, internal presentations
 - **Will serve as an interactive knowledge base for the future**



Highly likely
that this plan
will evolve

INPUTS:

- BELLE II Technical Design Report, Belle II Physics Book
- Chat dumps from mattermost, old rocket chat dumps (probably)
- Different presentations, manuals
- Scrap/dump of Xwiki page of ARICH

Public docs

Internal, private docs

Security:

- Full Safety: Local training, zero data leakage
- No link to cloud: the whole process could be air-gapped if requested / necessary
- Members of ARICH should understand agree about the security policy



Progress:

- A functional framework with RAG pipeline is established, with TDR only. Mistral-7B model is used. Will also explore llama3 model later
- First version of the code is available here: <https://github.com/souravampire/ARICHbot>
- We are testing the performance:
 - Occasional hallucination problem, optimizing : pdf vs text
- For the public documents, we better do a fine tuning
- A robust plan will be to fine-tune with published docs, and then use RAG for internal docs
- Also, optimizing vector-database choice: chromaBD, pinecone



Plan:


- Future: Expand to other sub-detectors
- Linux/macOS compatibility

Thank you for your attention

Backups


Comparison of Positional distribution in 2022 and 2024

Mgr2_1 and Mgr5_5 were excluded due to a data bug



Location distribution of SEU(2022)



Mgr3_1 and Mgr6_1 were excluded due to a data bug



Location distribution of SEU(2024)

- These graphs plot the cumulative values for each merger board in fiscal years 2024 and 2022.
- Based on two graphs , it can be seen that SEUs occur more frequently toward the inner radius, and additionally, the outer side of the ring—specifically Sector 1—shows generally higher values.



SEU vs Average HER & LER current



- The division intervals were based on the same time segments used for luminosity.
- For each segment, the slope of SEUs was plotted using the average HER and LER currents and the integrated values from all sectors.
- The same procedure was applied for 2022, and the results were also plotted.

ARICH Cooling System

- Cooling pipes are attached to the merger FPGAs and the structure.
- FEBs are attached to the structure
- ✓ Additional cooling plate with a thermal pad GP300 is attached to the FEB FPGAs.
- HAPDs are connected to the FEBs.



Stainless pipes outside ARICH.
Plastic tubes at endcap.
Aluminum pipes inside ARICH.
Couplers (Joints) exist in the endcap.