


Status on ECL trigger upgrade

2025/10/22-24
TRG/DAQ workshop
Y.Unno

Upgrade plan


- (A) Clustering is based on **Graph Neural Network**
- (B) Change **granularity** of seed information in ECL trigger system
 - (base scenario) crystal by crystal (1x1)
 - (second scenario) 2x1 or 2x2




- Upgrade of ShaperDSP and downstream are required.
 - Data size will be **at least x16** in case of (1x1) than TC(4x4)
- Latency requirement will be **9us(?)** (**4.4us** in current system)

Upgrade plan


(TC base) Current system



(1x1 base) Config A




(1x1 base) Config B




Old and New ShaperDSP


Current ShaperDSP



New ShaperDSP



Crystal E and T reconstruction on **new ShaperDSP**




- Same E and T rec. logic for TC on FAM can be applied to crystal, but:
 - Pulse height is lower than TC case
 - Energy threshold will be lower than TC case (100 MeV)
 - # of bit for Amplitude will be larger $\Rightarrow$ difficult to meet timing constraint
 - If DSP is used for division calculation, (probably) no problem.
- Need a study of optimization (from simulation at first)
 - # of sampling points and # of bit for amplitude, E threshold, noise level, timing closure

new ShaperDSP

- Data transmission from new ShaperDSP to Collector
 - 1 crystal =
 $1 \text{ (hit)} + 7 \text{ (timing, LSB=1 ns)} + 18 \text{ (energy, LSB=0.05 MeV)} = 26$
 - 16 crystal = $26 \times 16 = 416$
 - $416 \times 66\text{B}/64\text{B} \times 8\text{MHz} = 3.5\text{Gbps}$
 - $\Rightarrow$ 1 GTH is enough for 1 ShaperDSP
 - 1 GTH is enough for both data of ECL and TRG
 - $\Rightarrow$ 12 GTH are required at Collector

Noise

- 1 ADC $\sim$ 5MeV
- TC E Threshold=19 ADC



- ECL trigger have been suffered from noise (especially in endcap)
 - (A) ARICH FTSW $\Rightarrow$ fixed at the end of 2017.
 - (B) TPC $\Rightarrow$ TPC was gone at the end(?) of 2018.
 - (C) ECL $\Rightarrow$ partially fixed by adjusting connection of PD and PA and grounding
 - (D) Unknown source
- In high granularity case (1x1, 1x2, 2x2),
 - Energy threshold will be lower than TC base (4x4) 100MeV
 - Noise effect needs to be carefully studied and prepare countermeasure

Collector

- Design of Collector depends on downstream configuration
 - # of merger or # of GNN
- (A) Single Collector for both ECL and TRG or (B) separately ?
 - (A) : 52 Collector in total
 - (B) : 104 Collector in total
 - Unified design is better for R&D, cost, and maintenance
- No large logic resource, memory, DSP needed, but GTY is needed
 - (In case of many merger or GNN, GTH would be OK)
 - UT4 is good candidate
 - but a bit too expensive for 52(104) Collector
 - For 1st test bench, UT4 is used at B2.
- Design is not started


GNN-ETM

Granularity	4x4	1x1	
Module	UT4(VU190)	UT5(VP1802)	Comment
Data	576 TC	8736 crystal	16 times larger
Logic resource (Used)	2350 K (15%)	7352 K	3 times larger
Memory (Used)	132Mb (10%)	994Mb	7 times larger
DSP (Used)	1800 (30%)	14352	8 times larger
Latency budget	1us	5us(?)	5(?) times longer

- "(Used)" is resource consumption by reduced network firmware.
 - Performance is lower than ideal case
- Process all of 8736 crystal data by single module is difficult
 - (Perhaps, possible if we accept lower performance?)

GNN-ETM configuration


(1x1 base) Config A



- Data format
 - $1 \text{ Xtal} = 1 (\text{hit}) + 7 (\text{timing, LSB}=1 \text{ ns}) + 18 (\text{energy, LSB}=0.05 \text{ MeV}) = 26$
 - $\Rightarrow 2155 \text{ Gbps}$ is required in total
- Without merger
 - 104 GTY is required at UT5
 - $\Rightarrow$ additional 2 daughter boards are required.
- With merger (e.g. 7 UT4)
 - 78 GTY is required at UT5
 - $\Rightarrow$ additional 1 daughter board is required.
- GTY is required at Collector (VirtexU, AirtexU+, KintexU+)

GNN-ETM configuration


(1x1 base) Config B




- Data format
 - $1 \text{ Xtal} = 1 (\text{hit}) + 7 (\text{timing, LSB}=1 \text{ ns}) + 18 (\text{energy, LSB}=0.05 \text{ MeV}) = 26$
 - $\Rightarrow 2155 \text{ Gbps} + \alpha$ is required in total
- 2 GNN
 - 52 GTY (at least) are required for each UT5
 - Additional 1 daughter board (or QSFP-DD 200G) is needed
- ≥ 3 GNN
 - UT5 is OK (no additional board for each UT5)

GNN-ETM configuration

- Multiple GNN modules are reasonable solution (at present)
 - e.g. divide into 2 region in theta with some overlap



- Need to study how large overlap region is necessary
 - Need to check required additional resource for each scenario



- If the number of GNN is larger, GTH can be used at Collector
 - Collector will be cheaper (but total cost for GNN is higher...)

(Preliminary) To-do list


- ShaperDSP
 - Study of crystal E and T reconstruction on ShaperDSP
 - MC study with electric noise and beam background
 - E and T resolution for different sampling points and energy threshold
 - Firmware design
 - timing closure, data format, etc
 - Design of optical link, etc
- Collector
 - Design of 1st prototype
 - FPGA, I/O, # of board, schedule, and cost
 - Preparation of test bench (Collector using UT4)
 - Design of optical link and the test
- GNN
 - Performance study of different granularity(1x1, 1x2, 2x2)
 - How large resource is required for different granularity
 - How many board and how large overlap region are required
 - How large background reduction power or effective parameter(or idea)
- More clear and well considered strategy (before June/2026 for TDR?)
 - Schedule, human resource, cost, etc.

Backup

TC E and T reconstruction on FAM

- In current FAM case,

$$\chi^2 = \sum_{ij} (y_i - Af_i^k - Bf_i'^k - P)S_{ij}^{-1}(y_j - Af_j^k - Bf_j'^k - P)$$




$$\begin{matrix} \text{Amplitude} \rightarrow \\ \text{Timing} \rightarrow \\ \text{Pedestal} \rightarrow \end{matrix} \begin{pmatrix} A \\ B \\ P \end{pmatrix} = \begin{pmatrix} \sum_i C_i^{Ak} y_i \\ \sum_i C_i^{Bk} y_i \\ \sum_i C_i^{Pk} y_i \end{pmatrix}$$

- $\mathbf{y}$ is data
- $\mathbf{f}$ is signal PDF
- S is noise covariance matrix
- C is calculated by $\mathbf{f}$ and S

- Perform chi2 fit on 12 sampling points(4 for pedestal, 8 for signal)
- Every 127ns with previous fit results as initial parameters
- If A and T meet some conditions, they are send to TMM as TC energy and timing
 - Requires 100MeV energy threshold
 - TC energy(12bit with LSB~5MeV) and timing(7bit with LSB=1ns)
- All calculations with 256MHz since all need to be done within 127ns
 - Division in the calculation is required and done with LUT (w/o DSP).

Current ECL trigger



- ShaperDSP

- **4x4=16 crystal analog data are summed up to make single analog TC data**

- 576 analog TC data are generated on 576 ShaperDSP, and sent to FAM

- FAM

- Digitization of analog TC data from ShaperDSP with 8MHz

- Measure TC E and T with chi2 fit on digitized waveform every 127ns

- Apply 100MeV threshold for each TC

- ICN-ETM

- From 576 TC data, perform clustering and calculate trigger bits

- GNN-ETM

- From 576 TC data, reconstruct clusters with Graph Neural Network

- => **expect much better resolution of cluster energy, timing and position with crystal data instead of TC**