




Update of IpGBT testing for iVTX

April 22 of 2026





Patrick Breugnon


Development of iVTX IpGBT board Prototype version

Current patch panel, PCB of 42 x 25 mm²



We received boards on third week of february





We received boards on third week of february

First tests shows that

- Consumptions
1.2V => 128mA to 147mA unstable and 2.5V => 53mA stable
- Through the JTAG
Manage the JTAG manage to read ChipID=acaca35 and version=1
Status of IpGBT, MODE_10G_FEC5_TRX, RECOVERED_REF_CLK, WAIT_PLL_LOCK
- But stuck on the state **WAIT_PLL_LOCK**, the IpGBT seems to not get data from the FPGA
We suspected a soldering problem of IpGBT BGA or a bad contact on the VTRX+ connector.

After reflow of the board

- Consumptions were stable
1.2V => 215mA and 2.5V => 53mA
- Manage to get PLL_LOCK => IpGBT_READY state
- Manage to get downlink and uplink communication, reading temperature and VDD, VDDA, VDDTX, VDDRX

Next steps

- Continue the debugging, implementation of the elinks communication (Pattern to IpGBT)
- Make cabling of the second board