



DESIGN FLOW

WE USE IN BONN

Tomasz Hemperek





Exactly the same python code can be used for testing physical chip. Same firmware for FPGA.

¹ <https://github.com/potentialventures/cocotb>

² <https://github.com/SiLab-Bonn/basil>


```
self.chip['global_conf']['InjEnLd'] = 0
self.chip['global_conf']['TDacLd'] = 0
self.chip['global_conf']['PixConfLd'] = 0
self.chip['global_conf'].set_wait(200)
self.chip.write_global() #send some test hit

while not self.chip['trigger'].is_done():
    pass


print 'fifo_size', self.chip['fifo'].get_fifo_size()
data = self.chip['fifo'].get_data()
```

Use content management system for everything

SoS for OA



all the test GIT



Use pytest* as testing framework


```
def test02_all0(self):
    self.dut["GCR"]["EnROCfg"].setall(0)
    self.dut["GCR"].write("EnROCfg", chip_id=self.dut.chip_id, write=True)
    self.dut.get_GCR("EnROCfg")
    self.assertFalse(self.dut["GCR"]["EnROCfg"].any())

    hit_csv = utils.startHIT(self.dut, self.hit_file.pop())
    size = self.dut['fifo'].get_FIFO_SIZE()
    for _ in range(10):
        size = self.dut['fifo'].get_FIFO_SIZE()
    self.assertEqual(size, 0)

#@unittest.skip("SKIP")
```

* or similar


Use GitLab CI* to run test on every code change




slab / bdaq53				
Pipelines Jobs Schedules Environments Charts				
All 16 Pending 0 Running 0 Finished 16 Branches Tags				
Status	Pipeline	Commit	Stages	
passed	#233291 by	P master -> 34478cc3 Update README.md	✓	00:15:29 about an hour ago
passed	#233285 by	P fifo_readout -> 8aba2a89 Fifo readout test now working	✓	00:09:45 about an hour ago
passed	#232593 by	P master -> fdec0d7 Merge branch 'Test_Pipeline' into '...	✓	00:14:38 about 21 hours ago
passed	#232559 by	P Test_Pipeline -> f68b217 Merge branch 'master' into 'Test_PL...	✓	00:14:21 about 22 hours ago
passed	#232535 by	P Test_Pipeline -> 26f0e414 FDC Fixed Pipeline failure	✓	00:14:21 about 22 hours ago
failed	#232494 by	P Test_Pipeline -> 454af72a FDC Fixed Pipeline failure	✗	00:09:33 about 23 hours ago
cancelled	#232484 by	P master -> #1d3183e Rename branch 'Test_Readout' into '...	⏸	00:00:45 about 23 hours ago

Verification Plan

1				
2	Task	test name to launch	Notes	Status
3	TRG new feature	switcher_test		done
4	Gated mode	switcher_test		done
5				
6	Behavior during switching of trigger (read-out) modes ? Needs detailed verification	switcher_test	veto triggered several times and the correct behavior was observed	done
7	row data record and send	extended_test		done
8	pedestal update	extended_test		done
9	hit recognition	vszs_test_vsim		done
10	Test on random data	vszs_test_vsim		done
11	include random pedestals	extended_test		done
12	trigger test	extended_test		done
13	check hammming correction on if working	ecc_test		done
14	read_back_erros	ecc_test		done
15	common mode alaorvthm(+ overflow)	cm overflow test		done



1. Prepare analog blocks (models)
2. Use them in digital flow
3. Extract and verify



Minimum amount of analog macros
(array + periphery) including top power
-> simulated and verified with spice

Space for digital logic (see of gates)

- For all Analog macro
 - Verilog model
 - Liberty file
 - Power grid model (we did not use this yet)
 - Proper netlist for LVS
- Verified in spice

- Timing
- Power
- IR/EM
- Gate level simulation
- FastSpice (with limited pixel array size)

Flow (Digital on Top)

