



# VTX Design



# VTX General Concept



The VTX proposal is based on a 5 straight layers filling the volume of the VXD and keeping the current machine-detector boundary conditions

There might be other considerations or constraints, but not so important at this stage




- Low material ( $\sim 50 \mu\text{m}$  thin sensors) :  $0.1\% X_0$  (L1+L2) -  $0.3\%$  (L3) -  $0.8\% X_0$  (L4+L5)
- Moderate pixel pitch  $\sim 40 \mu\text{m}^2$
- Fast integration time 25-100 ns
- Put effort on operation simplicity and reduced services

→ Same chip for all layers, but different integration between inner <sup>This talk</sup> (L1+L2)  
and outer <sup>Next talk</sup> (L3, L4+L5)






# VTX General Ideas



Chips are the same but the ladder/stave concept is different depending on the layer number (L1 is 12 cm long, L5 is 65 cm long)

L1+L2: All silicon ladders. Sensors + RDL. Air cooling. Services out of the acceptance

L3-L5: Support frame, cold plate, sensors, flex, power bus. Water cooling.






# iVTX Ladder Design Considerations



# Signal and Power Distribution




For the inner layers, it would be desirable to have services from one side (BWD) only.

Space in FWD is tight and some machine upgrade options consider moving QCS closer to the IP.

Connections are done at the bottom of the chip with vias between the chip and the RDL



# Power Distribution



Q: Characteristics on the RDL to minimize material budget while keeping manageable voltage drop (let say 10%)?

Basic assumptions:

$$P = 200 \text{ mW/cm}^2$$

$$V = 2 \text{ V}$$

$$I = 0.55 \text{ A}$$

$$\text{Ladder length} = 12 \text{ cm}$$

$$\rho_{\text{Cu}} = 1.68 \times 10^{-8} \text{ Ohm} \cdot \text{m (at 20 degC)}$$

$$\rho_{\text{Al}} = 2.65 \times 10^{-8} \text{ Ohm} \cdot \text{m (at 20 degC)}$$



Cu Thickness (Al Thickness)	Cu Width (Al Width)
5 um (5 um)	1,1 mm (1,7 mm)
4 um (4 um)	1,3 mm (2,2 mm)
<b>3 um</b> (3 um)	1,8 mm (2,9 mm)
2 um (2 um)	2,7 mm (4,3 mm)
1 um (1 um)	5,6 mm (8,7 mm)

As a result, the additional burnt power is  $\sim 100 \text{ mW/chip} \rightarrow \text{total } P = 220 \text{ mW/cm}^2$

Note: Neglecting temperature effects on resistivity. Other considerations not taken into account here (routing, coupling, fabrication, ...)



# Ladder Dimensions



To cover the acceptance at current PXD L2 position, the active area has to be 123 mm

If we go for 4 chips, this defines the length to be 30 mm each

In the actual CAD model, chip width is set to be 20 mm...


But, what is the optimal dimension?

Yield, #ladders/wafer, ... have to be taken into consideration...




# Wafer Filling

17 mm wide



19 mm wide





# Material Budget


Target for layers 1 and 2 was 0.1 %  $X_0$ ... How realistic is this?

- Redistribution layer (only 37% of the area):
- Metal system (1  $\mu\text{m}$  each, 6 metal layers):
- Sensor (frame not included):

3  $\mu\text{m}$  of Cu  $\rightarrow$  0.02 %  $X_0$

6  $\mu\text{m}$  of Al  $\rightarrow$  0.01 %  $X_0$

50  $\mu\text{m}$  of Si  $\rightarrow$  0.05 %  $X_0$



6 (L1)+10 (L2) ladders  
Active area: 120x20 mm<sup>2</sup>  
Chip: 30x20 mm<sup>2</sup>

Ladder dimensions are needed to position overlaps and angles  
 $\rightarrow$  This has an impact on material budget too





Gen=T



GENERALITAT  
VALENCIANA



CSIC  
CONSEJO SUPERIOR DE INVESTIGACIONES CIENTÍFICAS




IFIC PixLab  
Pixel Laboratory



# THANK YOU




# Current PXD Geometry





# Current SVD Geometry



Gaps between sensors: 120  $\mu\text{m}$   
Sensor length (z-direction): 124.88 mm  
Sensitive area length (z-direction): 122.76 mm

Dead area per sensor:  
$$(0.12 \text{ mm} + (124.88 \text{ mm} - 122.76 \text{ mm})) / (124.88 \text{ mm} + 0.12 \text{ mm}) = 1.792\%$$