



TOPTRG Status

Tianping Gu, Erfei Wang, Vladimir Savinov University of Pittsburgh Nov. 30th, 2021



TOP TRG core problem statement

TOP trigger path is almost saturated with timestamps:

TOP FEE operates with very low trigger thresholds which are deemed necessary for PID performance. These thresholds are also used to generate trigger timestamps.

In contrast to TOP main readout, TOP TRG does not have feature extraction to filter out electronic noise, pulses of abnormal shapes and small amplitude signals.

Beam backgrounds affects TOP TRG timing in two ways:

- t0s based on bckg overwrite the one made for signal
- t0s based on bckg from wrong slots contaminate the combined t0

Possible solution:

- Require matching with CDC 2D tracks.
- Choose a relatively narrow timing window (e.g., [100,200]) to exclude slot decisions based on background.





Collision data exp/run 26/766:

Red: TOP main readout hits

Blue: TOP TRG waveform readout timestamps

TOP main readout has a very narrow digitization window (200 ns) w.r.t. GDL L1 decision.

This is why TOP main readout does not suffer from beam-related background, while TOP TRG does.

Almost each horizontal sequence of timestamps on this plot represents a burst of photons from beam-related background. These photons arrive at PMT in the same narrow interval of times. They differ from collision-related photons primarily by multiplicity.





Collision data exp/run 26/766:

Red: TOP main readout hits

Blue: TOP TRG waveform readout timestamps

Currently, TOP TRG makes its timing decisions completely independently of ECL and CDC.

Therefore, in contrast to TOP main readout, TOP TRG is unable to reject background timestamps using digitization window w.r.t. the actual L1 decision.

We choose a narrow clock cycle window (e.g., between 100 and 200 clock cycles) to exclude slot-level background-based timing decisions.

This is an approximation for CDC-TOP TRGlevel matching, grlcdc bits could be set to "high" for 200 clock cycles when there is a track pointing at a slot.



Performed offline simulation for several slot-level and combined algorithms:

1.

Slot-level: maximum loglikelihood in the fixed timing range [100,200]. (logL threshold cut) Combined: average of slot-level decisions with CDC 2D TRG track matching. To be sent to GDL: this combined decision.

2.

Slot-level: maximum loglikelihood in the fixed timing range [100,200]. (logL threshold cut) Combined: slot-level decision with the most hits with CDC 2D TRG track matching. To be sent to GDL: this combined decision.

3.

Slot-level: generate slot-level decision on every clock cycle. (logL threshold cut) Combined: average of slot-level decisions for the same clock cycle with CDC 2D TRG track matching. To be sent to GDL: combined decision with the largest number of slot-level decisions.

4.

Slot-level: generate slot-level decision on every clock cycle. (logL threshold cut) Combined: slot-level decision with the most hits of the same clock cycle with CDC tracks matching. To be sent to GDL: combined decision with the largest number of slot-level decisions.





Approach 1: exp26 run 766, hadronic events







TRG/DAQ workshop, 11/30/2022

Collision exp26 run 766, hadronic events Loglikelihood threshold: 1000000 (equivalent to ~15 timestamps) Physics region (waveform readout clock cycles): [100, 200] TOP TRG trigger waveform used in simulation TOP-CDC matching is required for slots included in the algorithm Figure of merit: TOP TRG timing w.r.t. ECL timing

Approach 1:

Slot-level timing decisions: maximum loglikelihood in the fixed timing range [100,200]. (logL threshold cut)

Combined timing decision: average of slot-level timing decisions with CDC 2D TRG track matching.

For higher beam-related background, the timing resolution worsens significantly (compared, e.g., with lower-background exp24).

TOP TRG efficiency: Fraction of events where (ecl_timing-top_timing) \in [1700,1900] 1621/2771 = 58.5% Tianping Gu 6



Approach 2: exp26 run 766, hadronic events







Collision exp26 run 766, hadronic events Loglikelihood threshold: 10000000 (equivalent to ~15 timestamps) Physics region (waveform readout clock cycles): [100, 200] TOP TRG trigger waveform used in simulation TOP-CDC matching is required for slots included in the algorithm Figure of merit: TOP TRG timing w.r.t. ECL timing

Approach 2:

Slot-level timing decisions: maximum loglikelihood in the fixed timing range [100,200]. (logL threshold cut)

Combined timing decision: slot-level decision with the most timestamps with CDC 2D TRG track matching.

Use the slot t0 with most hits instead of average of all slot t0s => suppress background

Efficiency: 1844/2771 = 66.5% RMS: ~ 24 ns, Resolution: ~ 15 ns Resolution improves significantly

TRG/DAQ workshop, 11/30/2022

Approach 2: exp26 run 766, hadronic events with high particle multiplicity



- Collision exp26 run 766 hadronic events
- Loglikelihood threshold: 10000000 ~15 hits
- Physics region: [100, 200]

TOP TRG tO distributions for events which have more than n TOP slots with CDC tracks pointing to.

Efficiency for high-multiplicity hadronic events ~75% RMS: ~ 22 ns Resolution: ~ 13 ns



Approach 3: exp26 run 766, hadronic events



ECL t0 - TOPTRG t0 using TOPTRG waveform with CDC tracks



Collision exp26 run 766, hadronic events Loglikelihood threshold: 10000000 (equivalent to ~15 timestamps) Physics region (waveform readout clock cycles): [100, 200] TOP TRG trigger waveform used in simulation TOP-CDC matching is required for slots included in the algorithm Figure of merit: TOP TRG timing w.r.t. ECL timing

Approach 3:

Slot-level timing decisions: generate slot-level decision on every clock cycle. (logL threshold cut)

Combined timing decision: average of slot-level timing decisions made on the same clock cycle with CDC 2D TRG track matching.

To be sent to GDL: a combined timing decision with the largest number of slot-level timing decisions

Efficiency: 1705/2771 = 61.5%

TRG/DAQ workshop, 11/30/2022

Approach 3: exp26 run 766, hadronic events with high particle multiplicity



- Collision exp26 run 766
 hadronic events
- Loglikelihood threshold: 10000000 ~15 hits
- Physics region: [100, 200]

TOP TRG tO distributions for events which have more than n TOP slots with CDC tracks pointing to.

Efficiency for high-multiplicity hadronic events ~70% Bad resolution



11/3U/2U22

4ns

Events/

100

80

60

40

20

Events/ 4ns

90

80

70 F

60 F

50 E

40

30

1720



Approach 4: exp26 run 766, hadronic events



ECL t0 - TOPTRG t0 using TOPTRG waveform with CDC tracks



Collision exp26 run 766, hadronic events Loglikelihood threshold: 1000000 (equivalent to ~15 timestamps) Physics region (waveform readout clock cycles): [100, 200] TOP TRG trigger waveform used in simulation TOP-CDC matching is required for slots included in the algorithm Figure of merit: TOP TRG timing w.r.t. ECL timing

Approach 4:

Slot-level timing decisions: generate slot-level decision on every clock cycle. (logL threshold cut)

Combined timing decision: slot-level timing decision with the most hits made on the same clock cycle with CDC 2D TRG track matching.

To be sent to GDL: a combined timing decision with the largest number of slot-level timing decisions

Efficiency: 1821/2771 = 65.7%

TRG/DAQ workshop, 11/30/2022

Tianping Gu

Approach 4: exp26 run 766, hadronic events with high particle multiplicity



- Collision exp26 run 766 ٠ hadronic events
- Loglikelihood threshold: ٠ 1000000 ~15 hits
- Physics region: [100, 200]

TOP TRG t0 distributions for events which have more than n TOP slots with CDC tracks pointing to.

Efficiency for high-multiplicity hadronic events ~76%.

Resolution is worse than in approach 2.



4ns

Events/ 4ns

Summary of CDC-TOP matching studies

- Offline simulation performed for several slot-level and combined algorithms.
- Currently, the best results obtained using approach 2 (using timing from the slot with the largest number of timestamps):

Efficiency for hadronic events: ~67% Efficiency for high-multiplicity hadronic events: ~75% (ECL-TOP) timing resolution for hadronic events: ~15 ns (ECL-TOP) timing resolution for high-multiplicity hadronic events: ~13 ns

Discussion:

- Agreed to use approach 2 as tentative CDC-TOP matching algorithm.
- Agreed to stream all TOPTRG slot decisions to GRL and perform matching at GRL.
- Agreed on TOPTRG -> GRL data format, send slot-level info to GRL (T0, hit number, flag).



TOPTRG->GRL data format

Flags for slot-t0: 1bit * 16slots = 16bits

Number of hits: range [0,255] 8bits * 16slots = 128bits

Slot-t0: range [0,46080] / 2ns 16bits * 16slots = 256bits MSB 11 bits are common for all slots (reject slot-t0 outside 32*2=64ns window), 11bits + 5bits * 16slots = 91bits

However, MSB 11 bits should be sent from both UT3s for validation.

Т

Total: 16+128+91(+11) = 235(246)bits

GTH 8 lanes from TOPTRG to GRL: 5Gbps: 256bits/127MHz

TRG/DAQ workshop, 11/30/2022

								NERO.				
bit	0	1	2	3	4	5	6	7				
[0:7]		Flag slot 1-8										
[8:15]		Hit numbers slot 1										
[16:23]		Hit numbers slot 2										
[24:31]		Hit numbers slot 3										
[32:39]		Hit numbers slot 4										
[40:47]		Hit numbers slot 5										
[48:55]		Hit numbers slot 6										
[56:63]		Hit numbers slot 7										
bit	0	1	2	3	4	5	6	7				
[64:71]		Hit numbers slot 8										
[72:79]			Ν	/ISB 11 bi	its of slot	: T0						

CDCIM

DIT	U	1	2	3	4	5	6	/			
[64:71]	Hit numbers slot 8										
[72:79]	MSB 11 bits of slot T0										
[80:87]		T0 slot 1-8									
[88:95]											
[96:103]											
[104:111]											
[112:119]											
[120:127]				Spare	5bits						



Porting TOPTRG to UT4

Utilization	Post-Synthesi	s Post-Im	Post-Implementation				
		Gr	aph Table				
Resource	Utilization	Available	Utilization %				
LUT	255502	1074240	23.78				
LUTRAM	3240	231840	1.40				
FF	401987	2148480	18.71				
BRAM	159.50	3780	4.22				
10	178	702	25.36				
GT	45	76	59.21				
BUFG	32	1800	1.78				
MMCM	3	30	10.00				

Total On-Chip Power:	22.809 W
unction Temperature:	43.1 °C
Thermal Margin:	56.9 °C (66.0 W)
Effective 8JA:	0.8 °C/W
ower supplied to off-chip devices:	0 W
Confidence level:	Low
mplemented Power Report	

Summary | On-Chip

Successfully ported all major parts of TOPTRG to UT4, e.g., core decision logic, TOPFEE data link, GRL/GDL link, VME, Belle2link.

Power

Tested core logic on UT4 at KEK using test generator / pulser. Plan to add fans in E-hut and turn on UT4s to test VME and Belle2link, Check the slot-level data streamed to GRL.





TRG/DAQ workshop, 11/30/2022





? _ D X

Ö

Waveform - hw_ila_3

Q + - * > * E B Q Q X + H H ± ± + F F + H

ILA Status: Idle															1
Name	Value	1,400	1,405	1,410	1,415	1,420	1,425	1,430	1,435	1,440	1,445	1,450	1,455	1,460	1
> 🐨 ts_cnt_19[127:0]	16		teteteto												
谒 frame9_sync	0														
🔓 frame_sync	0														
🜡 b2ttup_sync	0														
🜡 b2clkup_sync	1														
> 😻 revoclk_sync[10:0]	965														DC.
> 🖾 link_downer[31:0]	0							0							í i
> ts_cnt_slot9_BS4	0	L						0							
> ts_cnt_slot9_BS3	0	[0							
> ts_cnt_slot9_BS2	0							0							
> ts_cnt_slot9_BS1	16	0 1/2/3	4	(⁹ X•X•X•X•)	$(\cdot \chi \cdot \chi)$					16					
> ts_cnt_slot9	16	0 X1X2	3 (4) 5 (6) 7	(8),9),-),-)						16					.
> 😻 current_Tnc[15:0]	16	1	6	1/2/3/4/5	<u>ور</u> کرهککک	$\overline{(X \cdot X \cdot X \cdot X \cdot X)}$					16				
> 😻 state_trg_sync[2:0]	0		0			2)	(5)χ	4	٨			0		
> 😻 hit_cnt_nync[9:0]	0			0				1/2/3/4/5	6778797.			16		χ ο	
> tzero_total_slot9	65523							65523							.
> trg_fifo_empty_slot9	1							1						χ ο	52
		Updated at: 20	022-Oct-04 08:0	9:11											
	$\langle \rangle$	<								(

SCROD test generator : s09a generates 16 timestamps. TOPTRG receive 16 timestamps and generate the t0 decisions correctly.

TRG/DAQ workshop, 11/30/2022

Tianping Gu





Waveform - hw_ila_3

Q + - * ▶ ≫ ■ ▷ @ Q ☆ * ₩ ▶ * * * ₩



SCROD test generator : each boardstack generates 16 timestamps.

TOPTRG receive 4 bunches of timestamps and generate the t0 decisions respectively.





- Performed offline simulation for several slot-level and combined timing algorithms using trigger readout data.
- Investigated the TOP TRG efficiency for hadronic events of relatively high charged particle multiplicity.
- Plan to stream all TOPTRG slot decisions to GRL and perform matching at GRL.
- Successfully ported all major parts of TOPTRG to UT4, e.g., core decision logic, TOPFEE data link, GRL/GDL link, VME, Belle2link.
- Next steps:
- Add fans in E-hut and turn on UT4s to test VME, Belle2link and check the slot-level data streamed to GRL.
- Work on implementing CDC-TOP matching logic on GRL