Belle II Trigger/DAQ Workshop 2022

# TOP DAQ in 2022 runs

#### HARSH PURWAR


University of Hawaii at Mānoa (UHM), High Energy Physics Group Dept of Phys & Astr, Honolulu, HI, USA **Email: <u>purwar@hawaii.edu</u>** 




Martin Bessner, Hülya Atmacan, Yinghui Guan, Kazuki Kojima, Akane Maeda, Ryogo Okubo, & Noritsugu Tsuzuki

## Outline of the talk


- Introduction to iTOP detector
- Detector initialization, control & DQM
- Improvements made in iTOP Operations
- Hardware issues & replacement plans
- Other planned development during LS-1



**ITOP** Imaging time of propagation detector at Belle II



16 quartz modules arranged azimuthally around the beam pipe near the IP



Harsh Purwar, HEPG, UHM, Honolulu, HI, USA Nov. 29th, 2022

### Micro Channel Plate (MCP) Photomultiplier Tubes (PMT)

32 16-channels MCP PMTs per iTOP module (512 ch/module) 16-channels MCP PMT single photon counting 10<sup>6</sup> gain, under 100 ps time resolution **iTOP Module** 

4


iTOP "board stack"


### **TOP board stack assembly**

Carrier board – 4 ASIC per carrier



TOP board stack





Harsh Purwar, HEPG, UHM, Honolulu, HI, USA Nov. 29th, 2022

# Readout/Digitization of PMT pulses

IRSX Waveform Sampling ASICs

- PMTs instrumented by waveform sampling IRSX ASIC based electronics
  - 2.7-4 GHz sampling IRSX ASICs developed at U. Hawaii
  - IRSX continuously sample PMT signals, 8 channels/ASIC
  - ▶ Digitize PMT pulses with zero deadtime, ~10  $\mu$ s analog circular buffer
  - Design goal: <50 ps time resolution</p>
- IRSX ASICs integrated into "board stack" front end electronics
  - Front end board stack contains 16 ASICs (128 channels)
  - FPGA based data collector board (SCROD) receives digitized ASIC data
  - 4 board stacks per iTOP module (512 channels)
  - Performs threshold triggering and provides trigger info to Belle II trigger GDL

### Recap

- A charged particle hits the iTOP quartz bar, produces Cherenkov photons.
- These photons totally internally reflect and eventually reach the MCP PMTs located on the rear end of the bar.
- TOP board stacks are used to readout the PMT pulses and extract useful info from these (like, energy, time, pulse width) after pedestal subtraction.
- The IRSX ASICs also provide trigger information to Belle II trigger Global Decision Logic.
- The formatted data from TOP SCROD boards is then readout by the readout board (PCIe40) via Belle2Link (optical fiber link).

#### **iTOP Detector Initialization**, Control & DQM



# **iTOP** Detector Initialization

(Detector slow control)

- Before reading good sensible data, the iTOP sub-detector FEs need to be initialized or configured, also referred as detector slow control (SLC).
  - Setting thresholds, readout window sizes, taking pedestals, etc.
- SLC also includes detector monitoring PMT hit rates, temperatures, voltages, etc.
- Happens through the readout board (PCIe40), which interacts with the FEE over the same B2L (or optical link).


#### itop

- Uses standalone python scripts and GUIs for detector initialization
- daq\_slc library for monitoring and archiving



# iTOP run control & monitoring GUIs

Available to all TOP shifters




### iTOP Power-cycle & Config. GUI

Available to iTOP shifters (simplified version) & iTOP experts (full version)

Mode Power					-	II - developed at UHM,									
MASTER FTSW (184): RUNNING		Exp: 27 Run: 1143 (0) TOP FTSW (65): ERROR (LOCAL)		ROR (LOCAL)	Exp: 0 Run: 0 (0)			(0)	TOP HV UNKNOWN		<b>S</b> 🗞 🗄		2 👮 👌 🕻	20	
RTOP - 1						RTOP -	2								
s01 (00 - 03)	🔲 s01a - ch 00 💣 📌	🗆 s01b - ch 01 💼	• 💿 s01c - ch 02	s01d -	ch 03	s09 (00 - 03	) 0	s09a - ch 00		s09b - ch 01 🚽	•••	s09c - ch 02	•	s09d - ch 03	
s02 (04 - 07)	🗖 s02a - ch 04	🗆 s02b - ch 05 🚽	• 🔲 s02c - ch 06	• • • • • • • • • • • • • • • • • • •	ch 07	v s10 (04 - 07	) 5	/ s10a - ch 04	1.1	✓ s10b - ch 05		s10c - ch 06		✓ s10d - ch 07	7
03 (08 - 11)	🗔 s03a - ch 08 📑 🗣	🗌 s03b - ch 09 📲	• 🔲 s03c - ch 10	•••• 🗆 s03d -	ch 11	🗌 s11 (08 - 11	) [	slla - ch 08		s11b - ch 09	••	sllc - ch 10	•	s11d - ch 11	1
04 (12 - 15)	🗌 s04a - ch 12 📲 🗣	🗌 s04b - ch 13 📲	• 📃 s04c - ch 14	s04d -	ch 15	🗌 s12 (12 - 15		s12a - ch 12		s12b - ch 13	•	s12c - ch 14	•	s12d - ch 19	5 <b></b> *
05 (16 - 19)	🗌 s05a - ch 16 🛖 🗣	🗌 s05b - ch 17 📲	* 🔄 s05c - ch 18	_*••* 🔲 s05d -	ch 19	🗌 s13 (16 - 19		s13a - ch 16		s13b - ch 17 📲	·• 🗉	s13c - ch 18		🗌 s13d - ch 19	
06 (20 - 23)	🗌 s06a - ch 20 📲 🗣	🗌 s06b - ch 21 📲	• 📄 s06c - ch 22	_*** 📄 s06d -	ch 23	🗌 s14 (20 - 23	) [	s14a - ch 20		s14b - ch 21 💣	·•	s14c - ch 22	•	s14d - ch 23	3 .*.*
07 (24 - 27)	🔤 s07a - ch 24 📲 🖤	🗌 s07b - ch 25 📲	🔹 🗌 s07c - ch 26	📲 🔹 🔲 s07d -	ch 27	s15 (24 - 27	) ()	s15a - ch 24		🗆 s15b - ch 25 📑	••	s15c - ch 26		s15d - ch 27	7 .*.*
8 (28 - 31)	🗆 s08a - ch 28 📲 🗣	🗌 s08b - ch 29 📲	• s08c - ch 30	■ • • □ s08d -	ch 31	🗌 s16 (28 - 31	) []	s16a - ch 28	-***	s16b - ch 29 📑	•	s16c - ch 30	·**	s16d - ch 31	1 <b></b>
					1	lot - 10									1
00000699 - 00000	s10a - ch 04			- ch 05	Z 👲 🕻	00000847 - 00000	s10c - ch 06	- 000007f4	2	000006ec	- 0000075f	10d - ch 07 - 000007e8	- 00000666	2	20
[13]142)     @ptatub00       [13]142)     =string GFD       [13]142)     =string GFD       [13]142)     =string GFD       [13]142)     =string GFD       [13]143)     =string GFD       [13]144)     =	665     - 00000764     - 00000764       75     - 00000774     - 00000763       933     - 00000764     - 00000763       949     - 00000661     - 00000763       7715     - 00000762     - 00000661       7727     - 00000752     - 00000667       773     - 00000752     - 00000667       774     - 00000647     - 00000678       775     - 00000667     - 00000678       778     - 00000667     - 00000667       778     - 00000667     - 00000678       778     - 00000678     - 00000678       779     - 00000787     - 00000678       779     - 00000787     - 00000678       779     - 00000797     - 00000710       779     - 0000797     - 0000797       779     - 0000797     - 0000797       779     - 0000797     - 0000797       779     - 0000797     - 0000797       779     - 0000797     - 0000797       779     - 0000797     - 0000797       780     <	- 000 - 000	0006c8 - 0000074d - 0006b4 - 0000080a - 0008fd - 0000065e - 0007af - 00000654 - 00082f - 000007bd - 00082f - 000007bd - 000827 - 00000657 - 00058c - 0000077e - 0007b8 - 0000082b -	If or 85 5 to 40 Delay py birding py by AGIC timing parameters. -t- config registers 0000 0000 0001 0 0000 1000 1100 0 0000 1000 1000 0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000		0000067a - 00000 000067a - 00000 00000760 - 00000 00000761 - 00000 00000741 - 00000 00000741 - 00000 00000741 - 00000 00000712 - 00000 00000085 - 00000 00000853 - 00000 0000853 - 0000853 - 0000853 - 0000853 - 0000853 - 0000 0000853 - 0000853 - 0000853 - 00000 0000853 - 0000853 - 0000853 - 0000853 - 0000853 - 0000 0000853 - 0000853 - 0000853 - 0000 0000853 - 00000 0000054 - 00000 0000054 - 0000 0000055 - 0000 000055 - 0000 0000055 - 0000 0000055 - 0000 0000055 - 0000 0000055 - 0000 0000055 - 0000 000055 - 0000 0000055 - 0000 000055 - 000055 - 00	red     - 00000756       red     - 00000766       red     - 00000766       red     - 00000762       red     - 00000763       red     - 00000763       red     - 00000626       red     - 00000626       red     - 00000626       red     - 00000646       red     - 00000000       red     - 00000000       red     - 00000000       red     - 000000000       red     - 000000000 <td>60 telay py ng parameters. 01 0110 1100 1000 000 000 000</td> <td></td> <td>[133142b) [133142b) [133142b) [133142b) [133143b) [133143b) [133143b) [133143b) [133143b) [133144b) [133144b) [133144b) [133144b) [133144b] [13314b] [13314b</td> <td>bitatusOK: three etting CFD three- Starting cor- marrier PL = 0.rs Starting cor miched setting me post-confi mote BS 7: 150 mote BS 7: 140 mote BS 7: 157 mote BS 7: 100 mote BS 7: 00 mote BS 7: 100</td> <td>shold for BS 7 to 4 figFinetuningTrigDe 3 ksicTiming.py ASIC-by-ASIC timin</td> <td>0 Nay, py g parameters. 1 110 100 000 0 00000 0 000000 0 000000</td> <td></td> <td>,</td>	60 telay py ng parameters. 01 0110 1100 1000 000 000 000		[133142b) [133142b) [133142b) [133142b) [133143b) [133143b) [133143b) [133143b) [133143b) [133144b) [133144b) [133144b) [133144b) [133144b] [13314b] [13314b	bitatusOK: three etting CFD three- Starting cor- marrier PL = 0.rs Starting cor miched setting me post-confi mote BS 7: 150 mote BS 7: 140 mote BS 7: 157 mote BS 7: 100 mote BS 7: 00 mote BS 7: 100	shold for BS 7 to 4 figFinetuningTrigDe 3 ksicTiming.py ASIC-by-ASIC timin	0 Nay, py g parameters. 1 110 100 000 0 00000 0 000000 0 000000		,
✓ Configure ● ✓ Set/Scan Thresholds ◆ ✓ Pedestals ♥ ✓ Lookback ◆			dynamic-rate +	1000			irmware: 🔳 bNonSEM 84 93 7	78 1e	J.			Por	wer-cy	cle	Ċ
✓ Cal. pulse	-	✓ Readout Win ♦	8								Ē	1			
												C	onfigur	e	

#### iTOP Data Quality Monitoring (DQM) plots

- Several DQM plots are available to iTOP shifters and CR shifters to monitor the quality of iTOP data being recorded almost in real time.
- These plots are extremely helpful in troubleshooting a detector hardware malfunction during a run or if the initialization for one or more iTOP frontends is incorrect for a physics or cosmic run.
- A well studied reference plot is shown on top of the plot for the current (or ongoing) run for quick comparison.



#### iTOP Data Quality Monitoring (DQM) plots

- Several DQM plots are available to iTOP shifters and CR shifters to monitor the quality of iTOP data being recorded almost in real time.
- These plots are extremely helpful in troubleshooting a detector hardware malfunction during a run or if the initialization for one or more iTOP frontends is incorrect for a physics or cosmic run.
- A well studied reference plot is shown on top of the plot for the current (or ongoing) run for quick comparison.
  - A difference plot could also be helpful to quickly look at anomalies during the run.
  - Automatic error/notifications in RC in case the difference is greater than some set threshold is another useful feature that could be added.
- As of now, DQM plots are only available for global runs (no DQM plots for iTOP local runs)






#### **Issues, Improvements and Plans**

#### **Recent improvements in iTOP Operations**


- Recovering dead/bad iTOP board stacks during a run
- iTOP Power-cycling GUI made available to iTOP shifters takes tons of load off iTOP experts
  - As a result, reduced the number of masked board stacks in runs
- Improved masking scheme (more robust and consistent)
- Significantly faster and automated recovery procedures
- RC alerts for all known iTOP or DAQ related issues




# Current iTOP hardware issues

To be fixed during LS1

- Dead board stacks to be replaced during LS-1
  - s04b, s13d Lost JTAG connection
  - ▶ s05a no calibration pulses
  - s06a B2link down (broken transceivers?)
  - s08c bad low voltage connection
  - s10c 1 carrier sends no hits uses old firmware
  - s10d Often goes into "bad state" & causes large deadtime
  - s13b sends suspect trigger data and is missing one carrier
  - s07a, s14c Needs to cool down before programming
  - s16b DDR memory failure Slot 16 has already been unmounted and is in process of replacement or repair
- All MCP PMT modules in slot 16 will be checked
  - to confirm the QE in Nov-Dec at Nagoya
  - to investigate the reason for hot PMTs
- Replacement of several other PMTs will also be carried out during LS-1 depending on the QE analysis of slot 16 PMTs



## iTOP Hit Map



# Planned improvements during LS-1

- Hardware replacements (Inami, Bessner)
- Migration of TOP Pedestal subtraction and Feature extraction from TOP FEE (currently done in SCROD PS) to TOP ROPCs (Kohani)
- Saving TOP Pedestals in top db and retrieving these values during LOAD operation for online pedestal subtraction (Purwar)
  - Acquiring TOP pedestals in parallel for all TOP frontends using PCIe40 May need minor modifications in pcie40\_regconfig command (need to be able to write multiple registers for different channels at the same time)
- Improvements in Automated recovery scripts provide a TOP recovery GUI to CR shifters (Bessner)
- Auto masking on known error and auto unmask board stacks after recovery/power-cycle on the next beam stop (Bessner, Purwar)

#### Thank you for your time and attention.

- Harsh Purwar purwar@hawaii.edu