



TOPTRG Status

Tianping Gu, Erfei Wang, Vladimir Savinov
University of Pittsburgh
Oct. 26th, 2021

Slot 1-8 @3.9MHz – 5 minutes

s04b, s06a, s08c are broken



Slot 1-8 @3.9MHz – 10 minutes



Slot 1-8 @0.1MHz – 5 minutes

| ILA Status: Idle | | | | 50 | 0 | | | | | | |
|--|----------------|----------------|-------------------|-----|-----|---------------|------------------|-------|-------|-------|--------------|
| Name | Value | | 200 | 400 | 600 | 1800 | 1,000 | 1,200 | 1,400 | 1,600 | 1,800 2,0 |
| > [™] link_down_cnt_fee_25[1023:992 | 132305825 | | | | | | 132305825 | | | | |
| > 8 link_down_cnt_fee_26[991:960] | 3569398006 | | | | | | | | | | |
| > W link_down_cnt_fee_27[959:928] | 1914635387 | | | | | 1 | 914635387 | | | | |
| > * link_down_cnt_fee_28[927:896] | 138737237 | | | | | | 138737237 | | | | |
| > W link_down_cnt_fee_29[895:864] | 0 | | | | | | 0 | | | | |
| > W link_down_cnt_fee_30[863:832] | 0 | | | | | | 0 | | | | |
| > W link_down_cnt_fee_31[831:800] | 0 | | | | | | 0 | | | | |
| > 😽 link_down_cnt_fee[799:768] | 0 | | | | | | 0 | | | | |
| > V link_down_cnt_fee_17[767:736] | 0 | | | | | | 0 | | | | |
| > W link_down_cnt_fee_18[735:704] | 0 | | | | | | 0 | | | | |
| > V link_down_cnt_fee_19[703:672] | 0 | | | | | | 0 | | | | |
| > W link_down_cnt_fee_20[671:640] | 3597640774 | | | | | | | | | | |
| > * link_down_cnt_fee_21[639:608] | 0 | | | | | | 0 | | | | |
| > * link_down_cnt_fee_22[607:576] | 0 | | | | | | 0 | | | | |
| > 8 link_down_cnt_fee_23[575:544] | 0 | | | | | | 0 | | | | |
| > W link_down_cnt_fee_24[543:512] | 0 | | | | | | 0 | | | | |
| > 😽 link_down_cnt_fee_9[511:480] | 128500282 | | | | | | 128500282 | | | | |
| > V link_down_cnt_fee_10[479:448] | 161421983 | | | | | | 161421983 | | | | |
| > W link_down_cnt_fee_11[447:416] | 3569413862 | | | | | | | | | | |
| > W link_down_cnt_fee_12[415:384] | 1602529978 | | | | | 1 | 602529978 | | | | |
| > 😽 link_down_cnt_fee_13[383:352] | 0 | | | | | | 0 | | | | |
| > V link_down_cnt_fee_14[351:320] | 0 | | | | | | 0 | | | | |
| > V link_down_cnt_fee_15[319:288] | 0 | | | | | | 0 | | | | |
| > W link_down_cnt_fee_16[287:256] | 0 | | | | | | 0 | | | | |
| > 🐶 link_down_cnt_fee_1 [255:224] | 0 | | | | | | 0 | | | | |
| > 😻 link_down_cnt_fee_2[223:192] | 0 | | | | | | 0 | | | | |
| > 😽 link_down_cnt_fee_3[191:160] | 0 | | | | | | 0 | | | | |
| > 😽 link_down_cnt_fee_4[159:128] | 0 | | | | | | 0 | | | | |
| > 😽 link_down_cnt_fee_5[127:96] | 0 | | | | | | 0 | | | | |
| > 😽 link_down_cnt_fee_6[95:64] | 0 | | | | | | 0 | | | | |
| | 0 | | | | | | 0 | | | | |
| > 😽 link_down_cnt_fee_8[31:0] | 0 | | | | | | 0 | | | | |
| > 😽 link_down_cnt_foverflow[31:0] | 01000000000010 | | | | | 0100000000000 | 0000001000000000 | 0000 | | | |
| | () | Updated at: 20 | 22-Oct-24 11:51:5 | 1 | | | | | | | |

Slot 1-8 @0.1MHz – 10 minutes



```
assign auto_rst_0 = ((rst_cnt>5 && rst_cnt<25)&&(rx_link_up_x[0]|rx_link_up_x[1]|rx_link_up_x[2]|rx_link_up_x[3]))?1'b1:1'b0;
assign auto_rst_1 = ((rst_cnt>5 && rst_cnt<25)&&(rx_link_up_x[4]|rx_link_up_x[5]|rx_link_up_x[6]|rx_link_up_x[7]))?1'b1:1'b0;
assign auto_rst_2 = ((rst_cnt>5 && rst_cnt<25)&&(rx_link_up_x[8]|rx_link_up_x[9]|rx_link_up_x[10]|rx_link_up_x[11]))?1'b1:1'b0;
assign auto_rst_3 = ((rst_cnt>5 && rst_cnt<25)&&(rx_link_up_x[12]|rx_link_up_x[13]|rx_link_up_x[14]|rx_link_up_x[15]))?1'b1:1'b0;
assign auto_rst_4 = ((rst_cnt>5 && rst_cnt<25)&&(rx_link_up_x[16]|rx_link_up_x[17]|rx_link_up_x[18]|rx_link_up_x[19]))?1'b1:1'b0;
//assign auto_rst_5 = ((rst_cnt>5 && rst_cnt<25)&&(rx_link_up_x[20]|rx_link_up_x[21]|rx_link_up_x[22]|rx_link_up_x[23]))?1'b1:1'b0;
assign auto_rst_5 = ((rst_cnt>5 && rst_cnt<25)&&(rx_link_up_x[21]|rx_link_up_x[22]|rx_link_up_x[23]))?1'b1:1'b0;
assign auto_rst_6 = ((rst_cnt>5 && rst_cnt<25)&&(rx_link_up_x[24]|rx_link_up_x[25]|rx_link_up_x[26]|rx_link_up_x[27]))?1'b1:1'b0;
assign auto_rst_7 = ((rst_cnt>5 && rst_cnt<25)&&(rx_link_up_x[28]|rx_link_up_x[29]|rx_link_up_x[30]|rx_link_up_x[31]))?1'b1:1'b0;</pre>
```

Link down observed in slot 4 and slot 8.

No link down observed in other slots in 30 minutes @0.1/3.9MHz

The frequent link down is due to the (wrong) way of implementing auto-reset.

Current auto-reset bind the 4 channels of each slot, i.e., when one channel is down, all 4 channels are reset.

In current FW, we only exclude s06a.

However, the s04b and s08c broke recently and we did not handle it in the TOPTRG FW. That's why s04a/c/d, s08a/b/d are reset from time to time.

| s05c | 327322941 | 0.43% | | s05c | 232915991 | 0.61% | | | |
|--|------------|-------|--|-------|------------|-------|--|--|--|
| s05d | 258385727 | 0.34% | | s05d | 131476210 | 0.34% | | | |
| | | | | | | | | | |
| 10 min | Down count | rate | | 5 min | Down count | rate | | | |
| s08a | 276638989 | 0.36% | | s08a | 141042124 | 0.37% | | | |
| s08b | 3883070240 | 5.09% | | s08b | 1654864223 | 4.34% | | | |
| s08c | N/A | N/A | | s08c | N/A | N/A | | | |
| s08d | 266316379 | 0.35% | | s08d | 134314311 | 0.35% | | | |
| Differences between Link down rates measured in 5-min test and 10-min test | | | | | | | | | |

rate

3.87%

N/A

10 min

s05a

s05b

Down count

2950135090

N/A

are due to manual timing.

Down count

1364217525

N/A

rate

3.58%

N/A

5 min

s05a

s05b

Slot 9-16 @3.9MHz – 30 minutes

| ILA Status: Idle | | | | 30 | ~~ | | | | | | | |
|--|---|---|-----|-----|----|-----|---|---|-------|-------|-------|-------|
| Name | Value | 0 | 200 | 400 | | 500 | 800 | 1,000 | 1,200 | 1,400 | 1,600 | 1,800 |
| Value in language in langu | 0 | | | | | | | 0 | | | | |
| Iink_down_cnt_fee_26[991:960] | 0 | | | | | | | 0 | | | | |
| Iink_down_cnt_fee_27[959:928] | 0 | | | | | | | 0 | | | | |
| Value Iink_down_cnt_fee_28[927:896] | 0 | | | | | | | 0 | | | | |
| Iink_down_cnt_fee_29[895:864] | 0 | | | | | | | 0 | | | | |
| V link_down_cnt_fee_30[863:832] | 0 | | | | | | | 0 | | | | |
| V link_down_cnt_fee_31[831:800] | 0 | | | | | | | 0 | | | | |
| Iink_down_cnt_fee[799:768] | 0 | | | | | | | 0 | | | | |
| ♥ link_down_cnt_fee_17[767:736] | 0 | | | | | | | 0 | | | | |
| ♥ link_down_cnt_fee_18[735:704] | | | | | | | | 0 | | | | |
| V link_down_cnt_fee_19[703:672] | | | | | | | | 0 | | | | |
| Iink_down_cnt_fee_20[671:640] | 0 | | | | | | | 0 | | | | |
| Iink_down_cnt_fee_21 [639:608] | 1917080121 | | | | | | | | | | | |
| link_down_cnt_fee_22[607:576] | 0 | | | | | | | 0 | | | | |
| Iink_down_cnt_fee_23[575:544] | 0 | | | | | | | 0 | | | | |
| link_down_cnt_fee_24[543:512] | 0 | | | | | | | 0 | | | | |
| link_down_cnt_fee_9[511:480] | 0 | | | | | | | 0 | | | | |
| Iink_down_cnt_fee_10[479:448] | 0 | | | | | | | 0 | | | | |
| ➡ link_down_cnt_fee_11[447:416] | 0 | | | | | | | 0 | | | | |
| Iink_down_cnt_fee_12[415:384] | 0 | | | | | | | 0 | | | | |
| Value Ink_down_cnt_fee_13[383:352] | 0 | | | | | | | 0 | | | | |
| Value in the link in the l | | | | | | | | 0 | | | | |
| Iink_down_cnt_fee_15[319:288] | | | | | | | | 0 | | | | |
| | 0 | | | | | | | 0 | | | | |
| link_down_cnt_fee_1 [255:224] | 0 | | | | | | | 0 | | | | |
| link_down_cnt_fee_2[223:192] | 0 | | | | | | | 0 | | | | |
| link_down_cnt_fee_3[191:160] | 0 | | | | | | | 0 | | | | |
| V link_down_cnt_fee_4[159:128] | 0 | | | | | | | 0 | | | | |
| link_down_cnt_fee_5[127:96] | 0 | | | | | | | 0 | | | | |
| | 0 | | | | | | | 0 | | | | |
| Iink_down_cnt_fee_7[63:32] | 0 | | | | | | | 0 | | | | |
| Iink_down_cnt_fee_8[31:0] | 0 | | | | | | | 0 | | | | |
| | 000000000000000000000000000000000000000 | | | | | | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 000 | | | |

Slot 9-16 @0.1MHz – 30 minutes

| ILA Status: Idle | | | | 5 | 00 | | | | | | |
|--|---|----------------|--------------------|-----|-----|-------------------|---|-------|-------|-------|------------|
| Name | Value | 0 | 200 | 400 | 600 | 800 | ,000 | 1,200 | 1,400 | 1,600 | 1,800 2,0 |
| > V link_down_cnt_fee_25[1023:992] | 0 | | | | | | 0 | | | | |
| > & link_down_cnt_fee_26[991:960] | 0 | | | | | <u> </u> | 0 | | | | |
| > 😽 link_down_cnt_fee_27[959:928] | 0 | | | | | ' | 0 | | | | |
| > W link_down_cnt_fee_28[927:896] | 0 | | | | | ' ' | 0 | | | | |
| > 8 link_down_cnt_fee_29[895:864] | 0 | | | | | | 0 | | | | |
| > V link_down_cnt_fee_30[863:832] | 0 | | | | | | 0 | | | | |
| > * link_down_cnt_fee_31[831:800] | 0 | | | | | | 0 | | | | |
| > 😽 link_down_cnt_fee[799:768] | 0 | | | | | | 0 | | | | |
| > V link_down_cnt_fee_17[767:736] | 0 | | | | | | 0 | | | | |
| > W link_down_cnt_fee_18[735:704] | 0 | | | | | | 0 | | | | |
| > * link_down_cnt_fee_19[703:672] | 0 | | | | | | 0 | | | | |
| > 😽 link_down_cnt_fee_20[671:640] | 0 | | | | | | 0 | | | | |
| > V link_down_cnt_fee_21[639:608] | 565822799 | | | | | | | | | | |
| > V link_down_cnt_fee_22[607:576] | 0 | | | | | | 0 | | | | |
| V link_down_cnt_fee_23[575:544] | 0 | | | | | | 0 | | | | |
| ▶ W link_down_cnt_fee_24[543:512] | 0 | | | | | | 0 | | | | |
| → link_down_cnt_fee_9[511:480] | 0 | | | | | | 0 | | | | |
| > V link_down_cnt_fee_10[479:448] | 0 | | | | | | 0 | | | | |
| > V link_down_cnt_fee_11[447:416] | 0 | | | | | | 0 | | | | |
| > V link_down_cnt_fee_12[415:384] | 0 | | | | | - | 0 | | | | |
| > 😽 link_down_cnt_fee_13[383:352] | 0 | | | | | | 0 | | | | |
| > V link_down_cnt_fee_14[351:320] | 0 | | | | | | 0 | | | | |
| > V link_down_cnt_fee_15[319:288] | 0 | | | | | | 0 | | | | |
| > V link_down_cnt_fee_16[287:256] | 0 | | | | | | 0 | | | | |
| ▶ Iink_down_cnt_fee_1[255:224] | 0 | | | | | | 0 | | | | |
| | 0 | | | | | | 0 | | | | |
| > V link_down_cnt_fee_3[191:160] | 0 | | | | | | 0 | | | | |
| > 😽 link_down_cnt_fee_4[159:128] | 0 | | | | | | 0 | | | | |
| > V link_down_cnt_fee_5[127:96] | 0 | | | | | | 0 | | | | |
| > 😻 link_down_cnt_fee_6[95:64] | 0 | | | | | | 0 | | | | |
| > 😻 link_down_cnt_fee_7[63:32] | 0 | | | | | | 0 | | | | |
| > V link_down_cnt_fee_8[31:0] | 0 | | | | | | 0 | | | | |
| > 😻 link_down_cnt_fee_overflow[31:0 | 000000000000000000000000000000000000000 | | | | | 00000000000001000 | 000000000000000000000000000000000000000 | 900 | | | |
| | (| Updated at: 20 | 022-0ct-24 11:51:5 | 57 | | | | | | | |

```
 \begin{array}{lll} \text{assign auto_rst_0} &=& ((\text{rst\_cnt}) & & \text{rst\_cnt}(25) &
```

No link down observed in 30 minutes @0.1/3.9MHz

For slot 9-16, the only broken s13d is handled correctly.

Slot 4/8 test

New FW (auto-rst fixed)


Slot 1-8 @3.9MHz – 30 minutes

No link down after fixing auto rest



Slot 1-8 @0.1MHz – 30 minutes

No link down after fixing auto rest



TOPTRG->GDL/GRL link

```
gth 8b10b top TOPoutput 5g gth 1
    .dataflow stage(1'b0),
   //.TXUSERCLK().
   //.RXUSERCLK().
    .global state(3'b010),
    .global reset(1'b0),
    //.qlobal reset(qlobal reset qth1),
    .LANE_UP(gth1_lane up),
    .TX_DST_RDY_N(tx_dst_rdy_n_gthl),
    .TX SRC RDY N(tx src rdy n gthl),
    .RX SRC RDY N(rx src rdy n gthl),
    .mgtrefclk0 x0y0 p(GTH REFCLK P[0]),
    .mgtrefclk0 x0y0 n(GTH REFCLK N[0]),
    .RXN IN(GTH RX N[3:0]),
    .RXP IN(GTH RX P[3:0]),
    .TXN_OUT(GTH_TX_N[3:0]),
    .TXP OUT (GTH TX P[3:0]),
    .rxpolarity_in(4'b0000),
    .txpolarity in(4'b0000),
    .hb_gtwiz_reset_clk_freerun_in(clk_63),
    .dataclk(clk 127).
    .wr reg TXFIFO(wr reg gthl),
    .data 32b to laneO(data 32b to gth1 laneO),
    .data_32b_to_lanel(data_32b_to_gthl_lanel),
    .data 32b to lane2(data 32b to gth1 lane2),
    .data 32b to lane3(data 32b to gth1 lane3)
);
```

| ansmitter | | | Receiver | | | | |
|--|--|---------------------------------|---|--------------------|--|--|--|
| Line rate (Gb/s) | 5.08 | ⊗ | Line rate (Gb/s) | 5.08 QPLL0 | | | |
| PLL type | QPLL0 | ~ | PLL type | | | | |
| QPLL Fractional- | N options | QPLL Fractional-N options | | | | | |
| Requested refere clock (MHz) | 156.25 Calc | Requested refere clock (MHz) | 156.25 Calc | | | | |
| Resulting fractions of QPLL feedback div | 0 | | Resulting fractiona of QPLL feedback divi | 0 | | | |
| Actual Reference Clock (MHz) | 254 | ~ | Actual Reference Clock (MHz) | 254 | | | |
| Encoding | 8B/10B | ~ | Decoding | 8B/10B | | | |
| User data width | 16 | ~ | User data width | 16 | | | |
| Internal data width | 20 | ~ | Internal data width | n 20 Enable (1) | | | |
| Buffer | Enable (1) | ~ | Buffer | | | | |
| TXOUTCLK source | TXOUTCLKPMA | ~ | RXOUTCLK source | RXOUTCLKPMA | | | |
| GTI Rig GTI | t UT4: H port 1 -> GRL ht UT4: H port 1 -> GRL H port 2 -> GDL | | | | | | |
| | otocol: 4/FPGA/Library/libut4_02 | /OPT/8I | B10B | | | | |
| GTI | H ontical module I2C cont | rol· | | | | | |

UT4/FPGA/gth_0-3_15g/rtl/reg_ctrl.v

TOPTRG->GDL/GRL link

```
if("rst_fsm") begin
    w_req_gth1 <= 1'b0;
    data_32b_to_gth1_lane0 <= 32'h0;
    data_32b_to_gth1_lane1 <= 32'h1;
    data_32b_to_gth1_lane2 <= 32'h2;
    data_32b_to_gth1_lane3 <= 32'h3;
end
else begin
    w_r_req_gth1 <= 1'b1;
    data_32b_to_gth1_lane0 <= data_32b_to_gth1_lane0 + 1;
    data_32b_to_gth1_lane1 <= data_32b_to_gth1_lane1 + 1;
    data_32b_to_gth1_lane2 <= data_32b_to_gth1_lane2 + 1;
    data_32b_to_gth1_lane3 <= data_32b_to_gth1_lane2 + 1;
    data_32b_to_gth1_lane3 <= data_32b_to_gth1_lane3 + 1;
end
end</pre>
```

// Test pattern by Tianping Oct 25, 2022 always@(posedge clk 127) begin

Waveform - hw_ila_3 ? _ D X ILA Status: Idle Value Name 1,000 1,200 1111 ♥ gth1 lane up sys[3:0] 1111 0000 0000 ▼ rx src rdy n gth1 sys[3:0] ★ tx dst_rdy_n_gth1_sys[3:0] 0000 0000 tx_src_rdy_n_gth1_sys[3:0] 0000 രെരെ data_32b_to_gth1_lane0[31:0] 88955bf7 data_32b_to_gth1_lane1[31:0] 88955bf8 data_32b_to_gth1_lane2[31:0] 88955bf9 data 32b to gth1 lane3[31:0] 88955bfa 0000 1111 ▼ rx src rdy n gth2 sys[3:0] 1111 1111 1111 ₩ tx_dst_rdy_n_gth2_sys[3:0] 1111 1111 ₩ tx src rdy n gth2 sys[3:0] data_32b_to_gth2_lane0[31:0] 88955bf7 88955bf8 ▼ data 32b to gth2 lane1[31:0] data_32b_to_gth2_lane2[31:0] 88955bf9 ♦ data 32b to gth2 lane3[31:0] 88955bfa