


Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

**Total On-Chip Power:** 23.193 W  
**Design Power Budget:** Not Specified  
**Power Budget Margin:** N/A  
**Junction Temperature:** 43.4°C  
 Thermal Margin: 56.6°C (65.6 W)  
 Effective  $\theta_{JA}$ : 0.8°C/W  
 Power supplied to off-chip devices: 0 W  
 Confidence level: Low

[Launch Power Constraint Advisor](#) to find and fix invalid switching activity




Total Power:  
23.2W -> 28.2W

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.


**Total On-Chip Power:** 28.224 W  
**Design Power Budget:** Not Specified  
**Power Budget Margin:** N/A  
**Junction Temperature:** 47.4°C  
 Thermal Margin: 52.6°C (60.8 W)  
 Effective  $\theta_{JA}$ : 0.8°C/W  
 Power supplied to off-chip devices: 0 W  
 Confidence level: Low

[Launch Power Constraint Advisor](#) to find and fix invalid switching activity




Temperature Test on UT4:  
 0x43 Left: 69 deg -> 74 deg  
 0x6d Right: 62 deg -> 67 deg

127MHz




254MHz




ILA Status: Idle

Name	Value
ts_cnt_f9_s08	0
ts_cnt_f9_s06	0
ts_cnt_f9_s04	0
ts_cnt_f9_s02	0
ts_cnt_f9_s01	0
ts_cnt_f9_before_s05	2
ts_cnt_BS_f9_after_s05d	0
ts_cnt_BS_f9_after_s05c	0
ts_cnt_BS_f9_after_s05b	0
ts_cnt_BS_f9_after_s05a	0
ts_cnt_f9_s05	0




ILA Status: Idle

Name	Value
ts_cnt_f9_s08	0
ts_cnt_f9_s06	0
ts_cnt_f9_s04	0
ts_cnt_f9_s02	0
ts_cnt_f9_s01	0
ts_cnt_f9_before_s05	2
ts_cnt_BS_f9_after_s05d	0
ts_cnt_BS_f9_after_s05c	0
ts_cnt_BS_f9_after_s05b	0
ts_cnt_BS_f9_after_s05a	0
ts_cnt_f9_s05	0



ILA Status: Idle

Name	Value
ts_cnt_f9_s08	0
ts_cnt_f9_s06	0
ts_cnt_f9_s04	0
ts_cnt_f9_s02	0
ts_cnt_f9_s01	0
ts_cnt_f9_before_s05	2
ts_cnt_BS_f9_after_s05d	0
ts_cnt_BS_f9_after_s05c	0
ts_cnt_BS_f9_after_s05b	0
ts_cnt_BS_f9_after_s05a	0
ts_cnt_f9_s05	0



ILA Status: Idle

Name	Value
ts_cnt_f9_s08	0
ts_cnt_f9_s06	0
ts_cnt_f9_s04	0
ts_cnt_f9_s02	0
ts_cnt_f9_s01	0
ts_cnt_f9_before_s05	2
ts_cnt_BS_f9_after_s05d	0
ts_cnt_BS_f9_after_s05c	0
ts_cnt_BS_f9_after_s05b	0
ts_cnt_BS_f9_after_s05a	0
ts_cnt_f9_s05	0

