ATTENTION! We have to do a short maintenance with downtime on Tue 14 Oct 2025, 10:00 - 11:00 CEST (17:00 - 18:00 JST). Please finish your work in time to prevent data loss.

Login

Belle II Trigger/DAQ Workshop 2025

22–24 Oct 2025
大阪公立大学文化交流センター　(OMU Academic Extension Center)
Asia/Tokyo timezone

Contribution List

44 / 44
158. Opening : About this workshop
22/10/2025, 10:35
201. Opening : Welcome address
Masako Iwasaki (BELLE (BELLE II Experiment))
22/10/2025, 10:40
161. TRG lecture
22/10/2025, 10:45
162. TRG operation status
22/10/2025, 11:25
159. DAQ lecture
Mikihiko Nakao (KEK)
22/10/2025, 11:45
160. DAQ operation status
Satoru Yamada (BELLE (BELLE II Experiment)), Dr Seokhee Park (BELLE (BELLE II Experiment))
22/10/2025, 12:25
163. CDCTRG
22/10/2025, 13:40
164. ECLTRG
22/10/2025, 14:10
165. Trigger menu and physics
22/10/2025, 14:40
166. TTD
22/10/2025, 15:10
167. Readout
Mikhail Remnev (BELLE (BELLE II Experiment))
22/10/2025, 16:10
168. HLT
Ryosuke Itoh (BELLE (BELLE II Experiment))
22/10/2025, 16:40
169. pre-filter
Rahul Tiwary (BELLE (BELLE II Experiment))
22/10/2025, 17:10
170. Storage
Dr Seokhee Park (BELLE (BELLE II Experiment))
22/10/2025, 17:40
171. Slow control, DCS
Takuto Kunigo (BELLE (BELLE II Experiment))
22/10/2025, 18:10
172. PXD
23/10/2025, 10:15
173. SVD
23/10/2025, 10:45
174. CDC
Yu Nakazawa (BELLE (BELLE II Experiment))
23/10/2025, 11:15
176. TOP
23/10/2025, 11:45
177. ARICH
23/10/2025, 13:15
175. ECL
23/10/2025, 13:45
178. KLM
23/10/2025, 14:15
179. VTX
23/10/2025, 14:45
180. Dicsussion
23/10/2025, 15:15
181. CDCFE upgrade
23/10/2025, 16:15
182. CDCTRG upgrade
23/10/2025, 16:45
183. CDCTRG logic upgrade
23/10/2025, 17:05
184. ECL shaper DSP upgrade
23/10/2025, 17:25
185. ECLTRG upgrade
23/10/2025, 17:55
186. ECLTRG logic upgrade
23/10/2025, 18:15
187. VTXTRG
23/10/2025, 18:35
188. UT5
24/10/2025, 10:15
189. CEF, AI
24/10/2025, 10:35
190. Latency budget discussion
24/10/2025, 10:55
191. FTSW4
Mikihiko Nakao (KEK)
24/10/2025, 11:15
192. Level3 trigger
Dr Seokhee Park (BELLE (BELLE II Experiment))
24/10/2025, 11:40
193. PCIe400
Satoru Yamada (BELLE (BELLE II Experiment))
24/10/2025, 13:15
200. Future event-builder
Soh Y. Suzuki (KEK)
24/10/2025, 13:40
194. Haardware HLT: GPU
Ryosuke Itoh (BELLE (BELLE II Experiment))
24/10/2025, 14:05
195. Hardware HLT: FPGA
Qidong Zhou (BELLE (BELLE II Experiment))
24/10/2025, 14:30
196. Anomaly detection by machine learning
Takuto Kunigo (BELLE (BELLE II Experiment))
24/10/2025, 14:55
197. Discussion
24/10/2025, 15:20
198. Closing
24/10/2025, 15:45
199. Event builder
Powered by Indico v3.3.5