ATTENTION! We have to do a short maintenance with downtime on Tue 14 Oct 2025, 10:00 - 11:00 CEST (17:00 - 18:00 JST). Please finish your work in time to prevent data loss.

Login

Belle II Trigger/DAQ Workshop 2025

22–24 Oct 2025
大阪公立大学文化交流センター　(OMU Academic Extension Center)
Asia/Tokyo timezone

Session

Upgrade

23 Oct 2025, 16:15
大セミナー室 (Large seminar room) (大阪公立大学文化交流センター　(OMU Academic Extension Center))

大セミナー室 (Large seminar room)

大阪公立大学文化交流センター　(OMU Academic Extension Center)

大阪市北区梅田1-2-2-600大阪駅前第2ビル6階 (Osaka Station Building 2, 6th floor, 1-2-2-600 Umeda, Kita-ku, Osaka)

Presentation materials

There are no materials yet.
181. CDCFE upgrade
23/10/2025, 16:15
182. CDCTRG upgrade
23/10/2025, 16:45
183. CDCTRG logic upgrade
23/10/2025, 17:05
184. ECL shaper DSP upgrade
23/10/2025, 17:25
185. ECLTRG upgrade
23/10/2025, 17:55
186. ECLTRG logic upgrade
23/10/2025, 18:15
187. VTXTRG
23/10/2025, 18:35
188. UT5
24/10/2025, 10:15
189. CEF, AI
24/10/2025, 10:35
190. Latency budget discussion
24/10/2025, 10:55
191. FTSW4
Mikihiko Nakao (KEK)
24/10/2025, 11:15
192. Level3 trigger
Dr Seokhee Park (BELLE (BELLE II Experiment))
24/10/2025, 11:40
193. PCIe400
Satoru Yamada (BELLE (BELLE II Experiment))
24/10/2025, 13:15
200. Future event-builder
Soh Y. Suzuki (KEK)
24/10/2025, 13:40
194. Haardware HLT: GPU
Ryosuke Itoh (BELLE (BELLE II Experiment))
24/10/2025, 14:05
195. Hardware HLT: FPGA
Qidong Zhou (BELLE (BELLE II Experiment))
24/10/2025, 14:30
196. Anomaly detection by machine learning
Takuto Kunigo (BELLE (BELLE II Experiment))
24/10/2025, 14:55
197. Discussion
24/10/2025, 15:20
Building timetable...
Powered by Indico v3.3.5